

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

D7

MLB

LAST_MODIFIED=Thu Jan 12 10:24:09 2012

| Page | Contents | Sync | Page | Contents | Sync |
|------|--|---------|------|--------------------------------|-----------|
| 1 | Table of Contents | K70_MLB | 49 | I and V Sense(Development) | K70_MLB |
| 2 | System Block Diagram | K70_MLB | 50 | Temperature Sensors | D7_DOUG |
| 3 | Power Block Diagram | D7_NICK | 51 | System Fan | K70_MLB |
| 4 | BOM Configuration | D7_NICK | 52 | AUDIO: CODEC/REGULATORS | D7_BREECE |
| 5 | DEBUG LEDS | K70_MLB | 53 | AUDIO: HEADPHONE AMP | D7_BREECE |
| 6 | Power Connectors/Aliases | D7_NICK | 54 | AUDIO: LEFT SPKR AMP | D7_BREECE |
| 7 | Holes/PD parts | K70_MLB | 55 | AUDIO: RIGHT SPKR AMP | D7_BREECE |
| 8 | Unused Signal Aliases | K70_MLB | 56 | AUDIO: Jack, Mikey, CHS Switch | D7_BREECE |
| 9 | Signal Aliases | K70_MLB | 57 | Audio: Spkr/Mic Conn. | D7_BREECE |
| 10 | CPU DMI/PEG/FDI/RSVD | K70_MLB | 58 | AUDIO: Detects/Grounding | D7_BREECE |
| 11 | CPU CLOCK/MISC/JTAG | K70_MLB | 59 | AUDIO: Speaker ID | D7_BREECE |
| 12 | CPU DDR3 INTERFACES | K70_MLB | 60 | PM Regulator Enables | D7_NICK |
| 13 | CPU POWER | K70_MLB | 61 | PM Power Good | D7_NICK |
| 14 | CPU GROUNDS | K70_MLB | 62 | VReg CPU Core/AXG Cntl | D7_NICK |
| 15 | STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU | D7_TONY | 63 | VReg CPU Core Phases | D7_NICK |
| 16 | CPU NON-GFX DECOUPLING | K70_MLB | 64 | VReg CPU AXG Phases | D7_NICK |
| 17 | GFX DECOUPLING & PCH PWR ALIAS | K70_MLB | 65 | VReg CPU/PCH 1.05V S0 | D7_NICK |
| 18 | PCH SATA/PCIE/CLK/LPC/SPI | K70_MLB | 66 | VReg CPU VccSA S0 | D7_NICK |
| 19 | PCH DMI/FDI/GRAPHICS | K70_MLB | 67 | VReg 3.3V S5/5V S4 | D7_NICK |
| 20 | PCH PCI/USB | K70_MLB | 68 | VReg VDDQ and 1.8V S0 | D7_NICK |
| 21 | PCH MISC | D7_TONY | 69 | VReg G3Hot | D7_NICK |
| 22 | PCH POWER | K70_MLB | 70 | FET-Controlled S0 and S4 | D7_NICK |
| 23 | PCH GROUNDS | K70_MLB | 71 | KEPLER PCI-E | D7_TONY |
| 24 | PCH DECOUPLING | K70_MLB | 72 | KEPLER CORE/FB POWER | D7_TONY |
| 25 | CPU and PCH XDP | K70_MLB | 73 | KEPLER FRAME BUFFER I/F | D7_TONY |
| 26 | CHIPSET SUPPORT | K70_MLB | 74 | 1V05 GPU POWER SUPPLY | D7_NICK |
| 27 | USB HUB | D7_NICK | 75 | GDDR5 Frame Buffer A | D7_TONY |
| 28 | CPU Memory S3 Support | K70_MLB | 76 | GDDR5 Frame Buffer B | D7_TONY |
| 29 | DDR3 SO-DIMM Connector A | K70_MLB | 77 | KEPLER EDP/DP/GPIO | D7_TONY |
| 30 | DDR3 SO-DIMM CONNECTOR B | K70_MLB | 78 | KEPLER GPIOs,CLK & STRAPS | D7_TONY |
| 31 | DDR3 ALIASES AND BITSWAPS | K70_MLB | 79 | KEPLER PEX PWR/GNDS | D7_TONY |
| 32 | DDR3/FRAMEBUF VREF MARGINING | K70_MLB | 80 | VReg GPU Core | D7_NICK |
| 33 | AIRPORT/BT | D7_NICK | 81 | Internal DP Support | K70_MLB |
| 34 | Thunderbolt Host (1 of 2) | D7_DOUG | 82 | Internal DP MUXing | D7_NICK |
| 35 | Thunderbolt Host (2 of 2) | D7_DOUG | 83 | TBT DDC Crossbar | D7_DOUG |
| 36 | Thunderbolt Power Support | D7_DOUG | 84 | Thunderbolt Connector A | D7_DOUG |
| 37 | ETHERNET PHY (CAESAR IV) | D7_NICK | 85 | Thunderbolt Connector B | D7_DOUG |
| 38 | Ethernet Support & Connector | D7_NICK | 86 | LCD Backlight Driver (LP8545) | D7_NICK |
| 39 | SD READER CONNECTOR | D7_NICK | 87 | K70 Rule Definitions | D7_DAVE |
| 40 | Camera Controller | D7_TONY | 88 | DDR3 Constraints | D7_DAVE |
| 41 | SATA Connectors | D7_NICK | 89 | CPU PCIe Constraints | D7_DAVE |
| 42 | EXTERNAL USB PORTS A & B | D7_NICK | 90 | PCH PCIe/DMI Constraints | D7_DAVE |
| 43 | EXTERNAL USB PORTS C & D | D7_NICK | 91 | SATA/FDI/XDP Constraints | D7_DAVE |
| 44 | SMC | D7_DOUG | 92 | PCH and BR Constraints | D7_DAVE |
| 45 | SMC Support | D7_DOUG | 93 | USB/Ethernet/SD Constraints | D7_DAVE |
| 46 | SPI and Debug Connector | D7_NICK | 94 | SMBus/Sensor Constraints | D7_DOUG |
| 47 | SMBus Connections | D7_DOUG | 95 | VReg Constraints | D7_DAVE |
| 48 | I and V Sense(Production) | D7_DOUG | 96 | CPU VReg Constraints | D7_DAVE |
| | | | 97 | Platform VReg Constraints | D7_DAVE |
| | | | 98 | TBT/DP Constraints | D7_NICK |
| | | | 99 | GDDR5/GPU Constraints | D7_DAVE |
| | | | 100 | BLC Constraints | D7_DAVE |

Schematic / PCB #'s

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|-------------|-------------------------|----------|------------|
| 051-9509 | 1 | SCH,MLB,D7 | SCH | CRITICAL | |
| 820-3302 | 1 | PCBF,MLB,D7 | PCB | CRITICAL | |

DRAWING

TITLE=D7

ABBREV=DRAWING

LAST_MODIFIED=Thu Jan 12 10:24:09 2012

SCH,D7,MLB

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED.

DRAWING NUMBER

051-9509

REVISION

4.2.0

PAGE

1 OF 113

SHEET

1 OF 100

8

7

6

5


4

3

2

1

www.Teknisi-Indonesia.com




SYNC MASTER=K70 MLB

SYNC DATE=11/30/2011

PAGE TITLE

System Block Diagram

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION

4.2.0


BRANCH

PAGE

2 OF 113

SHEET

2 OF 100



Main BOM Variants

| BOM NUMBER | BOM NAME | BOM OPTIONS |
|------------|------------------------|---|
| 085-4441 | PCBA,MLB,DEV,D7 | DEVELOPMENT,D7_DEVEL |
| 639-3566 | PCBA,MLB,D7,GSA,GOOD | D7_COMMON,CPU:GOOD,GPU:GSA,GS,FBA,SSD:N,EEEE:DF98 |
| 639-3668 | PCBA,MLB,D7,GSB,GOOD | D7_COMMON,CPU:GOOD,GPU:GSB,GS,FBB,SSD:N,EEEE:F117 |
| 639-3567 | PCBA,MLB,D7,GTX,BETTER | D7_COMMON,CPU:BETTER,GPU:107GTX,FBA,FBB,SSD:Y,EEEE:DT42 |
| 639-3665 | PCBA,MLB,D7,GTX,CTO | D7_COMMON,CPU:CTO,GPU:107GTX,FBA,FBB,SSD:Y,EEEE:F116 |

Bar Code Labels / EEEE #'s

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|---------------------|-------------------------|----------|------------|
| 825-7122 | 1 | MLB LABEL, 48.0X4.8 | EEEE_DF98 | CRITICAL | EEEE:DF98 |
| 825-7122 | 1 | MLB LABEL, 48.0X4.8 | EEEE_DT42 | CRITICAL | EEEE:DT42 |
| 825-7122 | 1 | MLB LABEL, 48.0X4.8 | EEEE_F116 | CRITICAL | EEEE:F116 |
| 825-7122 | 1 | MLB LABEL, 48.0X4.8 | EEEE_F117 | CRITICAL | EEEE:F117 |

BOM Groups

| BOM GROUP | BOM OPTIONS |
|---------------|---|
| D7_COMMON | COMMON,ALTERNATE,D7_COMMON1,D7_COMMON2,D7_PROGPARTS |
| D7_COMMON1 | XDP,RSMRST:SMC,SPEAKERID,TBTHV:P12V |
| D7_COMMON2 | SNS_CPUCORE:3PHASE,CPUCOREDRV:ISL6612,IG:N,GPU_ROM:YES,SNS_GPUS0:K70,SNS_VDDQS3_DDR:Y |
| D7_PROGPARTS | SMC:PROTO1,BOOTROM:PROG,T29ROM:PROG,CIVROM:PROG,CAMROM:PROG |
| D7_DEVEL | XDP_CONN,LPCPLUS,VREFMRGN:EXT,BKLT_PWM,DEVEL_SENSORS,DEVEL_AUDIO |
| DEVEL_SENSORS | SNS_VDDQS0_GPU:Y,SNS_VDDQS3:Y,TEMPSNSDEV |
| D7_PRODUCTION | SNS_VDDQS0_GPU:N,SNS_VDDQS3:N,VREFMRGN:N |

Add 'K70_PRODUCTION' at RevA release

CPUs

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|---|-------------------------|----------|------------|
| 337S4240 | 1 | EV8_QC13_Q5_E0.2.8G,65W,4+1,1.10,6M,LGA | CPU | CRITICAL | CPU:GOOD |
| 337S4258 | 1 | EV8_QC48_Q5_E1.2.9G,65W,4+2,1.10,6M,LGA | CPU | CRITICAL | CPU:BETTER |
| 337S4246 | 1 | EV8_SROFN_P8Q_E1.3.1G,65W,4+2,1.15,8M,LGA | CPU | CRITICAL | CPU:CTO |

Module Parts

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|---|-------------------------|----------|------------|
| 337S4234 | 1 | IC, PCH, PPT-DT, 277, QS, C1 | U1800 | CRITICAL | |
| 338S1047 | 1 | IC, TWT, CR-4C, ES1, 288 PCBGA, 12X12MM | U3600 | CRITICAL | |
| 337S4221 | 1 | IC, GPU, MV, GK107-GS-2/1-QS-A | U8000 | CRITICAL | GPU:GSA |
| 337S4220 | 1 | IC, GPU, MV, GK107-GS-2/1-QS-A | U8000 | CRITICAL | GPU:GSB |
| 337S4239 | 1 | IC, GPU, MV, GK107-GTX-QS-A2 | U8000 | CRITICAL | GPU:107GTX |
| 343S0592 | 1 | IC, BCM5766, CIV+, A0, 8X8 | U3900 | CRITICAL | |
| 607-9432 | 1 | K70, GDDR5, SAMSUNG | VRAM | CRITICAL | GPU:107GTX |

Programmable Parts

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|--------------------------------------|-------------------------|----------|----------------|
| 341S3493 | 1 | IC, CR, V24. 2, D7/D7I | U3690 | CRITICAL | T29ROM: PROG |
| 335S0865 | 1 | IC, EEPROM, SERIAL, 256KB, MLP8 | U3690 | CRITICAL | T29ROM: BLANK |
| 335S0807 | 1 | IC, 64 MBIT SPI SERIAL FLASH | U5110 | CRITICAL | BOOTROM: BLANK |
| 341S3480 | 1 | IC, PROGRAMM, EPI ROM, K70 | U5110 | CRITICAL | BOOTROM: PROG |
| 335S0862 | 1 | IC, SERIAL FLASH, 2MBIT, 2.7V, REV F | U3990 | CRITICAL | CIVROM: BLANK |
| 341S3487 | 1 | IC, ENET 1MBITFLASH, CIV, PVT, J40 | U3990 | CRITICAL | CIVROM: PROG |
| 338S1098 | 1 | IC, SMC12-A3, BLANK, D7 | U4900 | CRITICAL | SMC: BLANK |
| 341S3484 | 1 | IC, SMC, PROGRAMM, PROTO1, D7 | U4900 | CRITICAL | SMC: PROTO1 |
| 341S3388 | 1 | IC, SMC, PROGRAMM, EVT, D7 | U4900 | CRITICAL | SMC: EVT |
| 341S3389 | 1 | IC, SMC, PROGRAMM, DVT, D7 | U4900 | CRITICAL | SMC: DVT |
| 341S3390 | 1 | IC, SMC, PROGRAMM, PVT, D7 | U4900 | CRITICAL | SMC: PVT |
| 341S3409 | 1 | IC, SMC, PROGRAMM, PROD, D7 | U4900 | CRITICAL | SMC: PROD |
| 341S3453 | 1 | IC, CAMERA FLASH, K70/K72 | U4202 | CRITICAL | CAMROM: PROG |
| 335S0852 | 1 | IC, FLASH, SPI, 1MBIT, 3V3 | U4202 | CRITICAL | CAMROM: BLANK |

Alternates

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|----------------|
| 377S0107 | 377S0126 | | ALL | USB diodes |
| 157S0055 | 157S0058 | | ALL | Enet magnetics |
| 376S1081 | 376S0975 | | ALL | P/Nch dual FET |
| 341S3486 | 341S3487 | | ALL | P/Nch dual FET |

CPU Socket

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|-----------------------------|-------------------------|----------|------------|
| 511S0073 | 1 | SOCKET, MOLEX, LGA1155, CPU | LF U1000 | CRITICAL | |

CPU Socket Alternates

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|----------------|
| 511S0071 | 511S0073 | | ALL | TYCO SOCKET |
| 511S0072 | 511S0073 | | ALL | FOXCONN SOCKET |

VRAM BOM Variants

| BOM NUMBER | BOM NAME | BOM OPTIONS |
|------------|-------------------------|------------------|
| 607-9432 | K70, GDDR5, SAMSUNG | FB: BOTH_SAMSUNG |
| 607-9435 | K70, GDDR5, HYNIX | FB: BOTH_HYNIX |
| 607-9433 | K70, GDDR5, SAMSUNG_CH1 | FB: CH1_SAMSUNG |
| 607-9436 | K70, GDDR5, HYNIX_CH1 | FB: CH1_HYNIX |
| 607-9434 | K70, GDDR5, SAMSUNG_CH2 | FB: CH2_SAMSUNG |
| 607-9437 | K70, GDDR5, HYNIX_CH2 | FB: CH2_HYNIX |

VRAM Module Parts

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|--|-------------------------|----------|-----------------|
| 333S0619 | 4 | IC,SGRAM,GDDR5,32MK32,1.50V2,G-DIE,HF | U8400,U8450,U8500,U8550 | CRITICAL | FB:BOTH_SAMSUNG |
| 333S0620 | 4 | IC,GDDR5,32MK32,1.50V2,VGGA,44MM,B-DIE | U8400,U8450,U8500,U8550 | CRITICAL | FB:BOTH_HYNIX |
| 333S0631 | 2 | IC,SGRAM,GDDR5,64MK32,4.2GBPS,D-DIE,HF | U8400,U8450 | CRITICAL | FB:CH1_SAMSUNG |
| 333S0630 | 2 | IC,GDDR5,2GB,M-DIE,170B FBGA | U8400,U8450 | CRITICAL | FB:CH1_HYNIX |
| 333S0631 | 2 | IC,SGRAM,GDDR5,64MK32,4.2GBPS,D-DIE,HF | U8500,U8550 | CRITICAL | FB:CH2_SAMSUNG |
| 333S0630 | 2 | IC,GDDR5,2GB,M-DIE,170B FBGA | U8500,U8550 | CRITICAL | FB:CH2_HYNIX |

VRAM Alternates


| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|------------|
| 607-9435 | 607-9432 | | VRAM | GDDR5_BOTH |
| 607-9436 | 607-9433 | GPU:GSA | VRAM | GDDR5_CH1 |
| 607-9437 | 607-9434 | GPU:GSB | VRAM | GDDR5_CH2 |








GPU Module Parts


| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|-----------------------|-------------------------|----------|------------|
| 607-9433 | 1 | K70.GD0R5,SAMSUNG_CH1 | VRAM | CRITICAL | GPU:GSA |
| 607-9434 | 1 | K70.GD0R5,SAMSUNG_CH2 | VRAM | CRITICAL | GPU:GSB |

Programmable Parts (unused)

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|------------------------|-------------------------|----------|--------------|
| 335S0724 | 1 | IC,1 MBIT SERIAL FLASH | U8701 | CRITICAL | GPUROM:BLANK |

| | | | |
|--|----------------|----------------------|------|
| SYNC MASTER=D7 NICK | | SYNC DATE=12/13/2011 | |
| PAGE TITLE | | | |
| BOM Configuration | | | |
|  Apple Inc. | DRAWING NUMBER | | SIZE |
| | 051-9509 | | D |
| | REVISION | | |
| | | 4.2.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE | | | |
| PROPRIETARY PROPERTY OF APPLE INC. | | | |
| THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | 4 OF 113 | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | SHEET | |
| IV ALL RIGHTS RESERVED | | 4 OF 100 | |





SYNC MASTER=D7 NICK

SYNC DATE=01/11/2012

Power Connectors/Aliases

Apple Inc.

051-9509

4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION

4.2.0

BRANCH

PAGE

6 OF 113

SHEET

6 OF 100

D


C




A

www.Teknisi-Indonesia.com

CRITICAL
NUT0713
STDOFF-4.50D2.2ID-5.6H-SM




The diagram shows a circular component with a central hole. A horizontal line extends from the left side of the circle, and a vertical line extends downwards from the end of this horizontal line to a ground symbol. The text 'CRITICAL', 'NUT0713', and 'STDOFF-4.50D2.2ID-5.6H-SM' is printed above the component.




POGO PINS
APN: 870-1939

CRITICAL
NUT0713
STDOFF-4.50D2.2ID-5.6H-SM

The diagram shows a single terminal labeled '1' connected to a ground symbol.

| | | | |
|---|------------|----------------------|------------------------------|
| SYNC MASTER-K70 MLB | | SYNC DATE=11/30/2011 | |
| PAGE TITLE | | | |
| Holes/PD parts | | | |
|  | Apple Inc. | | DRAWING NUMBER 051-9509 D |
| | | | REVISION 4.2.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | 7 OF 113 | |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | 7 OF 100 | |
| IV ALL RIGHTS RESERVED | | | |




SYNC_MASTER=K70_MLB

SYNC_DATE=11/30/2011

PAGE_TITLE

Signal Aliases



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING_NUMBER

051-9509

SIZE

D

REVISION

4.2.0


BRANCH


PAGE


9 OF 113


SHEET

9 OF 100









SYNC MASTER=K70 MLB

SYNC DATE=11/30/2011

CPU GROUND

Apple Inc.

051-9509

D

4.2.0

14 OF 113

14 OF 100


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




14x 22UF,0805 INTEL RECOMMENDATION 18X 22UF 0805 (14 Inside cavity and 4 North of processor)

Place inside socket cavity




8X 22UF 0805, 6X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805,16X 0805 placeholders

Place under socket cavity on secondary side.




Memory (CPU VCCDDR) DECOUPLING




BULK CAPS ON VTT REG PAGE 77

Place inside socket cavity



Bulk decoupling is on VCCSA reg page 75

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 1x 10uF 0805






www.Teknisi-Indonesia.com

VAXG DECOUPLING

INTEL RECOMMENDATION 4X22UF 0805,3X 4.7UF

PLACEMENT_NOTE (C1704-C1709):
Place inside socket cavity




| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|--|-------------------------|----------|------------|
| 152S1070 | 2 | IND, WW, 10UH, 20%, 120MA, 0.36OHMS | L1730, L1740 | CRITICAL | IG:Y |
| 113S0022 | 2 | RES, MF, 1/10W, 0OHM, 5, 0603, SMD, LH | L1730, L1740 | | IG:N |

SYNC MASTER=K70 MLB

SYNC DATE=11/30/2011

PAGE TITLE

GFX DECOUPLING & PCH PWR ALIAS

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION

4.2.0

PAGE


17 OF 113

SHEET

17 OF 100








SYNC MASTER=D7 TONY

SYNC DATE=01/11/2012

PCH MISC

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION

4.2.0

BRANCH

PAGE

21 OF 113

SHEET

21 OF 100

www.Teknisi-Indonesia.com

D

C

B



A

D

C


B


A




| | | | |
|---------------------|--|----------------------|------|
| SYNC MASTER=K70 MLB | | SYNC DATE=11/30/2011 | |
| PAGE TITLE | | | |
| PCH POWER | | | |
| Apple Inc. | | DRAWING NUMBER | SIZE |
| | | 051-9509 | D |
| | | REVISION | |
| | | 4.2.0 | |
| | | BRANCH | |
| | | PAGE | |
| | | 22 OF 113 | |
| | | SHEET | |
| | | 22 OF 100 | |

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED





| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=K70 MLB | | SYNC DATE=11/30/2011 | |
| PAGE TITLE | | | |
| PCH DECOUPLING | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-9509 |
| | | SIZE | D |
| | | REVISION | 4.2.0 |
| | | | |
| NOTICE OF PROPRIETARY PROPERTY: | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| | | BRANCH | |
| | | PAGE | 24 OF 113 |
| | | SHEET | 24 OF 100 |



| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|---|---|---|---|---|---|---|



C



A



A



| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|---|---|---|---|---|---|---|




B





| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|---|---|---|---|---|---|---|



```
MEMVTT_EN      = PM_PGOOD_FET_VDDQ_S0 * PM_SLP_S3_L
MEM_RESET_L    = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L
```




PM_MEM_PWRGD pull-up to CPU VTT rail is on CPU page



(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

| | | | |
|---|------------|----------------------|----------------------------|
| SYNC MASTER-K70 MLB | | SYNC DATE=11/30/2011 | |
| PAGE TITLE | | PAGE NUMBER | |
| CPU Memory S3 Support | | | |
|  | Apple Inc. | | DRAWING NUMBER 051-9509 |
| | | | SIZE D |
| | | REVISION 4.2.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED | | 28 OF 113 | |
| | | SHEET 28 OF 100 | |



| 8 | | 7 | | 6 | | 5 | | 4 | | 3 | | 2 | | 1 | |
|----------------|----------------|-----------------|-----------------|----------------|-----------------|-----------------|---|----------------|----------------|-----------------|----------------|----------------|-----------------|---|---|
| D | MEM A DQS N<0> | MAKE_BASE=TRUE | =MEM A DQS N<0> | MEM B DQS N<0> | MAKE_BASE=TRUE | =MEM B DQS N<0> | C | MEM A DQS P<0> | MAKE_BASE=TRUE | =MEM A DQS P<0> | MEM B DQS P<0> | MAKE_BASE=TRUE | =MEM B DQS P<0> | B | A |
| | MEM A DQ<7> | MAKE_BASE=TRUE | =MEM A DQ<7> | MEM B DQ<7> | MAKE_BASE=TRUE | =MEM B DQ<7> | | | | | | | | | |
| | MEM A DQ<6> | MAKE_BASE=TRUE | =MEM A DQ<6> | MEM B DQ<6> | MAKE_BASE=TRUE | =MEM B DQ<6> | | | | | | | | | |
| | MEM A DQ<5> | MAKE_BASE=TRUE | =MEM A DQ<5> | MEM B DQ<5> | MAKE_BASE=TRUE | =MEM B DQ<5> | | | | | | | | | |
| | MEM A DQ<4> | MAKE_BASE=TRUE | =MEM A DQ<4> | MEM B DQ<4> | MAKE_BASE=TRUE | =MEM B DQ<4> | | | | | | | | | |
| | MEM A DQ<3> | MAKE_BASE=TRUE | =MEM A DQ<3> | MEM B DQ<3> | MAKE_BASE=TRUE | =MEM B DQ<3> | | | | | | | | | |
| | MEM A DQ<2> | MAKE_BASE=TRUE | =MEM A DQ<2> | MEM B DQ<2> | MAKE_BASE=TRUE | =MEM B DQ<2> | | | | | | | | | |
| | MEM A DQ<1> | MAKE_BASE=TRUE | =MEM A DQ<1> | MEM B DQ<1> | MAKE_BASE=TRUE | =MEM B DQ<1> | | | | | | | | | |
| | MEM A DQ<0> | MAKE_BASE=TRUE | =MEM A DQ<0> | MEM B DQ<0> | MAKE_BASE=TRUE | =MEM B DQ<0> | | | | | | | | | |
| | MEM A DQS N<1> | MAKE_BASE=TRUE | =MEM A DQS N<1> | MEM B DQS N<1> | MAKE_BASE=TRUE | =MEM B DQS N<1> | | | | | | | | | |
| | MEM A DQS P<1> | MAKE_BASE=TRUE | =MEM A DQS P<1> | MEM B DQS P<1> | MAKE_BASE=TRUE | =MEM B DQS P<1> | | | | | | | | | |
| | MEM A DQ<15> | MAKE_BASE=TRUE | =MEM A DQ<15> | MEM B DQ<15> | MAKE_BASE=TRUE | =MEM B DQ<15> | | | | | | | | | |
| MEM A DQ<14> | MAKE_BASE=TRUE | =MEM A DQ<14> | MEM B DQ<14> | MAKE_BASE=TRUE | =MEM B DQ<14> | | | | | | | | | | |
| MEM A DQ<13> | MAKE_BASE=TRUE | =MEM A DQ<13> | MEM B DQ<13> | MAKE_BASE=TRUE | =MEM B DQ<13> | | | | | | | | | | |
| MEM A DQ<12> | MAKE_BASE=TRUE | =MEM A DQ<12> | MEM B DQ<12> | MAKE_BASE=TRUE | =MEM B DQ<12> | | | | | | | | | | |
| MEM A DQ<11> | MAKE_BASE=TRUE | =MEM A DQ<11> | MEM B DQ<11> | MAKE_BASE=TRUE | =MEM B DQ<11> | | | | | | | | | | |
| MEM A DQ<10> | MAKE_BASE=TRUE | =MEM A DQ<10> | MEM B DQ<10> | MAKE_BASE=TRUE | =MEM B DQ<10> | | | | | | | | | | |
| MEM A DQ<9> | MAKE_BASE=TRUE | =MEM A DQ<9> | MEM B DQ<9> | MAKE_BASE=TRUE | =MEM B DQ<9> | | | | | | | | | | |
| MEM A DQ<8> | MAKE_BASE=TRUE | =MEM A DQ<8> | MEM B DQ<8> | MAKE_BASE=TRUE | =MEM B DQ<8> | | | | | | | | | | |
| MEM A DQS N<2> | MAKE_BASE=TRUE | =MEM A DQS N<2> | MEM B DQS N<2> | MAKE_BASE=TRUE | =MEM B DQS N<2> | | | | | | | | | | |
| MEM A DQS P<2> | MAKE_BASE=TRUE | =MEM A DQS P<2> | MEM B DQS P<2> | MAKE_BASE=TRUE | =MEM B DQS P<2> | | | | | | | | | | |
| MEM A DQ<23> | MAKE_BASE=TRUE | =MEM A DQ<23> | MEM B DQ<23> | MAKE_BASE=TRUE | =MEM B DQ<23> | | | | | | | | | | |
| MEM A DQ<22> | MAKE_BASE=TRUE | =MEM A DQ<22> | MEM B DQ<22> | MAKE_BASE=TRUE | =MEM B DQ<22> | | | | | | | | | | |
| MEM A DQ<21> | MAKE_BASE=TRUE | =MEM A DQ<21> | MEM B DQ<21> | MAKE_BASE=TRUE | =MEM B DQ<21> | | | | | | | | | | |
| MEM A DQ<20> | MAKE_BASE=TRUE | =MEM A DQ<20> | MEM B DQ<20> | MAKE_BASE=TRUE | =MEM B DQ<20> | | | | | | | | | | |
| MEM A DQ<19> | MAKE_BASE=TRUE | =MEM A DQ<19> | MEM B DQ<19> | MAKE_BASE=TRUE | =MEM B DQ<19> | | | | | | | | | | |
| MEM A DQ<18> | MAKE_BASE=TRUE | =MEM A DQ<18> | MEM B DQ<18> | MAKE_BASE=TRUE | =MEM B DQ<18> | | | | | | | | | | |
| MEM A DQ<17> | MAKE_BASE=TRUE | =MEM A DQ<17> | MEM B DQ<17> | MAKE_BASE=TRUE | =MEM B DQ<17> | | | | | | | | | | |
| MEM A DQ<16> | MAKE_BASE=TRUE | =MEM A DQ<16> | MEM B DQ<16> | MAKE_BASE=TRUE | =MEM B DQ<16> | | | | | | | | | | |
| MEM A DQS N<3> | MAKE_BASE=TRUE | =MEM A DQS N<3> | MEM B DQS N<3> | MAKE_BASE=TRUE | =MEM B DQS N<3> | | | | | | | | | | |
| MEM A DQS P<3> | MAKE_BASE=TRUE | =MEM A DQS P<3> | MEM B DQS P<3> | MAKE_BASE=TRUE | =MEM B DQS P<3> | | | | | | | | | | |
| MEM A DQ<31> | MAKE_BASE=TRUE | =MEM A DQ<31> | MEM B DQ<31> | MAKE_BASE=TRUE | =MEM B DQ<31> | | | | | | | | | | |
| MEM A DQ<30> | MAKE_BASE=TRUE | =MEM A DQ<30> | MEM B DQ<30> | MAKE_BASE=TRUE | =MEM B DQ<30> | | | | | | | | | | |
| MEM A DQ<29> | MAKE_BASE=TRUE | =MEM A DQ<29> | MEM B DQ<29> | MAKE_BASE=TRUE | =MEM B DQ<29> | | | | | | | | | | |
| MEM A DQ<28> | MAKE_BASE=TRUE | =MEM A DQ<28> | MEM B DQ<28> | MAKE_BASE=TRUE | =MEM B DQ<28> | | | | | | | | | | |
| MEM A DQ<27> | MAKE_BASE=TRUE | =MEM A DQ<27> | MEM B DQ<27> | MAKE_BASE=TRUE | =MEM B DQ<27> | | | | | | | | | | |
| MEM A DQ<26> | MAKE_BASE=TRUE | =MEM A DQ<26> | MEM B DQ<26> | MAKE_BASE=TRUE | =MEM B DQ<26> | | | | | | | | | | |
| MEM A DQ<25> | MAKE_BASE=TRUE | =MEM A DQ<25> | MEM B DQ<25> | MAKE_BASE=TRUE | =MEM B DQ<25> | | | | | | | | | | |
| MEM A DQ<24> | MAKE_BASE=TRUE | =MEM A DQ<24> | MEM B DQ<24> | MAKE_BASE=TRUE | =MEM B DQ<24> | | | | | | | | | | |
| MEM A DQS N<4> | MAKE_BASE=TRUE | =MEM A DQS N<4> | MEM B DQS N<4> | MAKE_BASE=TRUE | =MEM B DQS N<4> | | | | | | | | | | |
| MEM A DQS P<4> | MAKE_BASE=TRUE | =MEM A DQS P<4> | MEM B DQS P<4> | MAKE_BASE=TRUE | =MEM B DQS P<4> | | | | | | | | | | |
| MEM A DQ<39> | MAKE_BASE=TRUE | =MEM A DQ<39> | MEM B DQ<39> | MAKE_BASE=TRUE | =MEM B DQ<39> | | | | | | | | | | |
| MEM A DQ<38> | MAKE_BASE=TRUE | =MEM A DQ<38> | MEM B DQ<38> | MAKE_BASE=TRUE | =MEM B DQ<38> | | | | | | | | | | |
| MEM A DQ<37> | MAKE_BASE=TRUE | =MEM A DQ<37> | MEM B DQ<37> | MAKE_BASE=TRUE | =MEM B DQ<37> | | | | | | | | | | |
| MEM A DQ<36> | MAKE_BASE=TRUE | =MEM A DQ<36> | MEM B DQ<36> | MAKE_BASE=TRUE | =MEM B DQ<36> | | | | | | | | | | |
| MEM A DQ<35> | MAKE_BASE=TRUE | =MEM A DQ<35> | MEM B DQ<35> | MAKE_BASE=TRUE | =MEM B DQ<35> | | | | | | | | | | |
| MEM A DQ<34> | MAKE_BASE=TRUE | =MEM A DQ<34> | MEM B DQ<34> | MAKE_BASE=TRUE | =MEM B DQ<34> | | | | | | | | | | |
| MEM A DQ<33> | MAKE_BASE=TRUE | =MEM A DQ<33> | MEM B DQ<33> | MAKE_BASE=TRUE | =MEM B DQ<33> | | | | | | | | | | |
| MEM A DQ<32> | MAKE_BASE=TRUE | =MEM A DQ<32> | MEM B DQ<32> | MAKE_BASE=TRUE | =MEM B DQ<32> | | | | | | | | | | |
| MEM A DQS N<5> | MAKE_BASE=TRUE | =MEM A DQS N<5> | MEM B DQS N<5> | MAKE_BASE=TRUE | =MEM B DQS N<5> | | | | | | | | | | |
| MEM A DQS P<5> | MAKE_BASE=TRUE | =MEM A DQS P<5> | MEM B DQS P<5> | MAKE_BASE=TRUE | =MEM B DQS P<5> | | | | | | | | | | |
| MEM A DQ<47> | MAKE_BASE=TRUE | =MEM A DQ<47> | MEM B DQ<47> | MAKE_BASE=TRUE | =MEM B DQ<47> | | | | | | | | | | |
| MEM A DQ<46> | MAKE_BASE=TRUE | =MEM A DQ<46> | MEM B DQ<46> | MAKE_BASE=TRUE | =MEM B DQ<46> | | | | | | | | | | |
| MEM A DQ<45> | MAKE_BASE=TRUE | =MEM A DQ<45> | MEM B DQ<45> | MAKE_BASE=TRUE | =MEM B DQ<45> | | | | | | | | | | |
| MEM A DQ<44> | MAKE_BASE=TRUE | =MEM A DQ<44> | MEM B DQ<44> | MAKE_BASE=TRUE | =MEM B DQ<44> | | | | | | | | | | |
| MEM A DQ<43> | MAKE_BASE=TRUE | =MEM A DQ<43> | MEM B DQ<43> | MAKE_BASE=TRUE | =MEM B DQ<43> | | | | | | | | | | |
| MEM A DQ<42> | MAKE_BASE=TRUE | =MEM A DQ<42> | MEM B DQ<42> | MAKE_BASE=TRUE | =MEM B DQ<42> | | | | | | | | | | |
| MEM A DQ<41> | MAKE_BASE=TRUE | =MEM A DQ<41> | MEM B DQ<41> | MAKE_BASE=TRUE | =MEM B DQ<41> | | | | | | | | | | |
| MEM A DQ<40> | MAKE_BASE=TRUE | =MEM A DQ<40> | MEM B DQ<40> | MAKE_BASE=TRUE | =MEM B DQ<40> | | | | | | | | | | |
| MEM A DQS N<6> | MAKE_BASE=TRUE | =MEM A DQS N<6> | MEM B DQS N<6> | MAKE_BASE=TRUE | =MEM B DQS N<6> | | | | | | | | | | |
| MEM A DQS P<6> | MAKE_BASE=TRUE | =MEM A DQS P<6> | MEM B DQS P<6> | MAKE_BASE=TRUE | =MEM B DQS P<6> | | | | | | | | | | |
| MEM A DQ<55> | MAKE_BASE=TRUE | =MEM A DQ<55> | MEM B DQ<55> | MAKE_BASE=TRUE | =MEM B DQ<55> | | | | | | | | | | |
| MEM A DQ<54> | MAKE_BASE=TRUE | =MEM A DQ<54> | MEM B DQ<54> | MAKE_BASE=TRUE | =MEM B DQ<54> | | | | | | | | | | |
| MEM A DQ<53> | MAKE_BASE=TRUE | =MEM A DQ<53> | MEM B DQ<53> | MAKE_BASE=TRUE | =MEM B DQ<53> | | | | | | | | | | |
| MEM A DQ<52> | MAKE_BASE=TRUE | =MEM A DQ<52> | MEM B DQ<52> | MAKE_BASE=TRUE | =MEM B DQ<52> | | | | | | | | | | |
| MEM A DQ<51> | MAKE_BASE=TRUE | =MEM A DQ<51> | MEM B DQ<51> | MAKE_BASE=TRUE | =MEM B DQ<51> | | | | | | | | | | |
| MEM A DQ<50> | MAKE_BASE=TRUE | =MEM A DQ<50> | MEM B DQ<50> | MAKE_BASE=TRUE | =MEM B DQ<50> | | | | | | | | | | |
| MEM A DQ<49> | MAKE_BASE=TRUE | =MEM A DQ<49> | MEM B DQ<49> | MAKE_BASE=TRUE | =MEM B DQ<49> | | | | | | | | | | |
| MEM A DQ<48> | MAKE_BASE=TRUE | =MEM A DQ<48> | MEM B DQ<48> | MAKE_BASE=TRUE | =MEM B DQ<48> | | | | | | | | | | |
| MEM A DQS N<7> | MAKE_BASE=TRUE | =MEM A DQS N<7> | MEM B DQS N<7> | MAKE_BASE=TRUE | =MEM B DQS N<7> | | | | | | | | | | |
| MEM A DQS P<7> | MAKE_BASE=TRUE | =MEM A DQS P<7> | MEM B DQS P<7> | MAKE_BASE=TRUE | =MEM B DQS P<7> | | | | | | | | | | |
| MEM A DQ<63> | MAKE_BASE=TRUE | =MEM A DQ<63> | MEM B DQ<63> | MAKE_BASE=TRUE | =MEM B DQ<63> | | | | | | | | | | |
| MEM A DQ<62> | MAKE_BASE=TRUE | =MEM A DQ<62> | MEM B DQ<62> | MAKE_BASE=TRUE | =MEM B DQ<62> | | | | | | | | | | |
| MEM A DQ<61> | MAKE_BASE=TRUE | =MEM A DQ<61> | MEM B DQ<61> | MAKE_BASE=TRUE | =MEM B DQ<61> | | | | | | | | | | |
| MEM A DQ<60> | MAKE_BASE=TRUE | =MEM A DQ<60> | MEM B DQ<60> | MAKE_BASE=TRUE | =MEM B DQ<60> | | | | | | | | | | |
| MEM A DQ<59> | MAKE_BASE=TRUE | =MEM A DQ<59> | MEM B DQ<59> | MAKE_BASE=TRUE | =MEM B DQ<59> | | | | | | | | | | |
| MEM A DQ<58> | MAKE_BASE=TRUE | =MEM A DQ<58> | MEM B DQ<58> | MAKE_BASE=TRUE | =MEM B DQ<58> | | | | | | | | | | |
| MEM A DQ<57> | MAKE_BASE=TRUE | =MEM A DQ<57> | MEM B DQ<57> | MAKE_BASE=TRUE | =MEM B DQ<57> | | | | | | | | | | |
| MEM A DQ<56> | MAKE_BASE=TRUE | =MEM A DQ<56> | MEM B DQ<56> | MAKE_BASE=TRUE | =MEM B DQ<56> | | | | | | | | | | |

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6


5

SYNC MASTER=K70 MLB

SYNC DATE=11/30/2011

PAGE TITLE

DDR3 ALIASES AND BITSWAPS

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION

4.2.0

PAGE


33 OF 113


SHEET


31 OF 100

SIZE

D







D


B


A

| | |
|------------------|-----------------------------|
| Part | TPS22920 |
| Type | Load Switch |
| R(on) @ 1.05V | 8 mOhm Typ 11.5 mOhm Max |

| | |
|--------|---------------|
| U3815 | |
| Part | TPS22924C |
| Type | Load Switch |
| R(on) | 20.3 mOhm Typ |
| @ 1.0V | 28.6 mOhm Max |

| | |
|---------|---------------|
| U3820 | |
| Part | TPS22920 |
| Type | Load Switch |
| R(on) | 8 mOhm Typ |
| @ 1.05V | 11.5 mOhm Max |





| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|-------------------------------------|-------------------------|----------|------------|
| 376S1092 | 1 | MOSFET, COMP N-/P-CH, 20V, 3.8/2.6A | Q4030 | CRITICAL | |

SYNC MASTER=D7 NICK

SYNC DATE=01/12/2012

Ethernet Support & Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION

4.2.0


PAGE

40 OF 113

SHEET

38 OF 100


D





D




8 7 6 5 4 3 2 1



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=D7 NICK | | SYNC DATE=12/16/2011 | |
| PAGE TITLE | | | |
| SATA Connectors | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-9509 |
| | | REVISION | 4.2.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 45 OF 113 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 41 OF 100 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |



| | | | |
|---|--|--------------------------|-----------|
| SYNC MASTER=D7 NICK | | SYNC DATE=01/04/2012 | |
| PAGE TITLE | | EXTERNAL USB PORTS A & B | |
| | | DRAWING NUMBER | 051-9509 |
| | | REVISION | 4.2.0 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | PAGE | 46 OF 113 |
| | | SHEET | 42 OF 100 |





D

C

B

A


D

C


B

A


SPI BootROM





LPC+SPI Connector




SPI Series Termination




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=D7 NICK | | SYNC DATE=12/13/2011 | |
| PAGE TITLE | | | |
| SPI and Debug Connector | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-9509 |
| | | REVISION | 4.2.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 51 OF 113 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 46 OF 100 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |







12V G3H AC/DC lowside sense (System total)



12V S0 GPU highside sense for GPU Core Regulator




HDD S0 Highside sense for HDD




| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|-------------------------------|-------------------------|------------|
| 353S3597 | 1 | INA216A4 200V/V Current Sense | U5320 | |

12V S0 GPU highside sense for GPU Frame Buffer 1.5V and 1.05V Regulators(Uncore)




CPU Core Voltage sense and IMON amp (VC0C, IC0C)



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|-------------------------------|-------------------------|--------------------|
| 114S0312 | 1 | RES,MTL FILM,1/16W,9.31K,0402 | R5364 | SNS_CPUCORE:3PHASE |
| 114S0345 | 1 | RES,MTL FILM,1/16W,21K,0402 | R5364 | SNS_CPUCORE:4PHASE |

CPU AXG Voltage sense and IMON amp (VC0G, IC0G)



SYNC MASTER=D7 DOUG

SYNC DATE=01/06/2012

I and V Sense(Production)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

REVISION



4.2.0

PAGE


53 OF 113

SHEET

48 OF 100



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|-------------------------------|-------------------------|------------|
| 353S3597 | 1 | INA216A4 200V/V Current Sense | U5420 | SSD |



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|----------------|-------------------------|------------------|
| 132S0080 | 2 | CAP,0.22UF,402 | C5441,C5445 | SNS_VDDQS3_DDR:Y |
| 116S0004 | 2 | RES,0 OHM,402 | C5441,C5445 | SNS_VDDQS3_DDR:N |

SYNC MASTER=K70 MLB

SYNC DATE=11/30/2011

PAGE TITLE

I and V Sense(Development)

Apple Inc.

051-9509

4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

SIZE

D

REVISION

4.2.0

BRANCH

PAGE


54 OF 113

SHEET


49 OF 100

Temperature Sensor T1: Production Bound


GPU Proximity




AC/DC Diode on supply



CPU Proximity




| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|----------------------|
| 372S0186 | 372S0185 | | ALL | Alternate Temp Diode |




Note:
Internal sensor of the EMC 1414 will be used as the ambient sensor. Place U5500 at the coolest location on the MLB.

Temperature Sensor T2: Development Only



SO-DIMM Proximity




BLC Proximity





Skin




Temperature Sensor T3: LCD Remote Sensor (Dev4Now)




| | | | |
|---|--|----------------------|---|
| SYNC MASTER=D7 DOUG | | SYNC DATE=12/13/2011 | |
| PAGE TITLE | | | |
| Temperature Sensors | | DRAWING NUMBER | |
|  Apple Inc. | | 051-9509 | D |
| | | REVISION | |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | 4.2.0 | |
| | | BRANCH | |
| | | PAGE | |
| | | 55 OF 113 | |
| | | SHEET | |
| | | 50 OF 100 | |







| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|--------------------|
| 127S0134 | 127S0111 | | C6113 | THAILAND ALTERNATE |


| | | | |
|---|--|----------------------|-----------|
| PAGE TITLE | | SYNC DATE=01/03/2012 | |
| AUDIO: CODEC/REGULATORS | | DRAWING NUMBER | 051-9509 |
| Apple Inc. | | REVISION | 4.2.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 61 OF 113 |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 52 OF 100 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |




| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|--------------------|
| 127S0135 | 127S0120 | | C6261 | THAILAND ALTERNATE |
| 127S0135 | 127S0120 | | C6263 | THAILAND ALTERNATE |
| 127S0135 | 127S0120 | | C6271 | THAILAND ALTERNATE |
| 127S0135 | 127S0120 | | C6273 | THAILAND ALTERNATE |

| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=D7 BREECE | | SYNC DATE=01/03/2012 | |
| PAGE TITLE | | | |
| AUDIO: HEADPHONE AMP | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-9509 |
| | | REVISION | 4.2.0 |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 62 OF 113 |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 53 OF 100 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |



| | | | |
|---|--|----------------------|----------|
| SYNC MASTER=D7 BREECE | | SYNC DATE=01/03/2012 | |
| PAGE TITLE | | | |
| AUDIO: LEFT SPKR AMP | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-9509 |
| | | SIZE | D |
| | | REVISION | 4.2.0 |
| | | | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | 63 OF 113 | |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | 54 OF 100 | |
| IV ALL RIGHTS RESERVED | | | |



SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPF, WOOFERS = ~18 HZ (0.22 UF)

| | | | | | |
|-------------------|---------|---------|------------------------|---------|---------|
| EDGE RATE CONTROL | R6404 | R6405 | AUD_RAMP_MONO NET: | R6406 | R6407 |
| ON | 0 OHM | NOSTUFF | HIGH = MONO OPERATION | 0 OHM | 0 OHM |
| OFF | NOSTUFF | 0 OHM | LOW = STEREO OPERATION | 47 KOHM | 47 KOHM |

SYNC MASTER=D7 BREECE

SYNC DATE=01/03/2012


AUDIO: RIGHT SPKR AMP

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

| | | | |
|----------------|-----------|--------|-----------|
| DRAWING NUMBER | 051-9509 | SIZE | D |
| REVISION | 4.2.0 | BRANCH | |
| PAGE | 64 OF 113 | SHEET | 55 OF 100 |




MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73
APN 353S2640

| I2C ADDRESSES | | | | |
|---------------|-------|-------|-----------|------|
| MIKEY | U6751 | READ | 0111 0011 | 0X73 |
| MIKEY | U6751 | WRITE | 0111 0010 | 0X72 |
| CHS | U6750 | READ | 0111 0111 | 0X77 |
| CHS | U6750 | WRITE | 0111 0110 | 0X76 |




AUDIO JACK: HP CONNECTOR WITH MIKEY
PLACE XWS 6500 & 6501 AT J6500 PINS


| | |
|---|--|
| AUDIO: Jack, Mikey, CHS Switch | |
| Apple Inc. | DRAWING NUMBER 051-9509 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | REVISION 4.2.0 BRANCH PAGE 65 OF 113 SHEET 56 OF 100 |




| | | | |
|---|--|----------------------------|--------------------|
| SYNC MASTER=D7 BREECE | | SYNC DATE=01/03/2012 | |
| PAGE TITLE Audio: Spkr/Mic Conn. | | | |
| Apple Inc. | | DRAWING NUMBER 051-9509 | SIZE D |
| | | REVISION 4.2.0 | BRANCH |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | PAGE 66 OF 113 | SHEET 57 OF 100 |
| | | | |
| | | | |

www.Teknisi-Indonesia.com



| | | | |
|--|--|----------------------|----------|
| SYNC MASTER-D7 BREECE | | SYNC DATE=01/03/2012 | |
| PAGE TITLE | | | |
| AUDIO: Detects/Grounding | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-9509 |
| | | SIZE | D |
| | | REVISION | 4.2.0 |
| | | | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED | | PAGE 67 OF 113 | |
| | | SHEET 58 OF 100 | |




Rail definitions

Platform: All processor non-Core and non-Graphics (5 V, 3.3 V, 1.8 V 1.5 V, PCH Core/PLL/VRM)

Uncore: VccSA, VDDQ, VccA (1.8 V), VccIO (VccSA, VccA, and VccIO must ramp within 50 ms of each other)


Notes on sequencing requirements

- Intel:
1. No hard specification on platform rails
 2. SMC guarantees timing on PCH DPWROK and PWROK
- NVIDIA:
1. 3V3_S0 must ramp first
 2. IFPA/B_IOVDD (1.8 V) can ramp simultaneously or after 3V3_S0 (unused)
 3. NVVDD (GPU_CORE) must ramp after IFPA/B_IOVDD
 4. VDDQ must ramp after CPU_CORE
 5. PEX_VDD with IFPC/D/E/F_IOVDD (1.05V) must ramp after VDDQ
 6. All rails must reach their target voltages in more than 40 us


| | | | |
|---|----------------|----------------------|-----------|
| SYNC MASTER=D7 NICK | | SYNC DATE=12/13/2011 | |
| PAGE TITLE | | | |
| PM Regulator Enables | | | |
|  Apple Inc. | DRAWING NUMBER | 051-9509 | SIZE D |
| | REVISION | 4.2.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | 69 OF 113 |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | SHEET | 60 OF 100 |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |

Platform and UnCore Power Good Derive SMC ALL_SYS_PWRGD

Note: GPU power goods are implicitly included because the power goods for VDDQ, DPVDDC, and GPU Core are wired-or together



PCH Power Goods




Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


Note:
The iMac K70K72 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together


Requirements:
Power on:
Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading

Primary method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation.
SMC de-asserts RSMRST# (PM_DSW_PWRGD) when S5_PWRGD input is asserted and SMC_S5_PWRGD_VIN input is above comparator input level of 1.5 V.
SMC asserts RSMRST# (PM_DSW_PWRGD) when SMC_S5_PWRGD_VIN input drops from 1.8 V to 1.5 V (as implemented) when 12 V S5 rail drops to 10 V.




Secondary method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.
RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=D7 NICK | | SYNC DATE=12/13/2011 | |
| PAGE TITLE | | | |
| PM Power Good | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-9509 |
| | | REVISION | 4.2.0 |
| | | BRANCH | |
| | | PAGE | 70 OF 113 |
| | | SHEET | 61 OF 100 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |





SYNC MASTER=D7 NICK

SYNC DATE=01/04/2012

VReg CPU Core Phases

Apple Inc.

051-9509

4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER


72 OF 113


REVISION

63 OF 100

CPU VccIO/PCH (1.05V) S0 Regulator


Max avg current: ? A (design)/ 14.38 A (budget)
Max peak current: ? A (design)/ 18.38 A (budget)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 kHz




| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=D7 NICK | | SYNC DATE=01/04/2012 | |
| PAGE TITLE | | | |
| VReg CPU/PCH 1.05V S0 | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-9509 |
| | | REVISION | 4.2.0 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | BRANCH | |
| | | PAGE | 74 OF 113 |
| | | SHEET | 65 OF 100 |
| | | SIZE | D |

CPU VccSA (0.925V) S0 Regulator

Max avg current: ? A (design)/ 1.51 A (budget)
Max peak current: ? A (design)/ 8.76 A (budget)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 kHz



| | | | |
|---|--|----------------------|-----------|
| SYNC MASTER=D7 NICK | | SYNC DATE=01/04/2012 | |
| PAGE TITLE | | | |
| VReg CPU VccSA S0 | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-9509 |
| | | REVISION | 4.2.0 |
| | | BRANCH | |
| | | PAGE | 75 OF 113 |
| | | SHEET | 66 OF 100 |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | | |

D

C



A


D

C

A


VDDQ (1.5V) S3 Regulator

Max avg current: ? A (design)/ 8 A (budget)
Max peak current: ? A (design)/ 17.8 A (budget)
OC trip point: ? A (nom)/? A (min)
Switching freq: 400 kHz





1.8V S0 Regulator


Max avg current: 3 A (design)/ 0.61 A (budget)
Max peak current: ? A (design)/ 1.83 A (budget)
OC trip point: ? A (nom)/? A (min)
Switching freq: ? kHz




| | | | |
|---|--|-------------|--|
| PAGE TITLE | | PAGE NUMBER | |
| VReg VDDQ and 1.8V S0 | | 051-9509 | |
| Apple Inc. | | 4.2.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | 77 OF 113 | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | 68 OF 100 | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |



| | | | |
|---|--|----------------------|---|
| SYNC MASTER=D7 NICK | | SYNC DATE=01/04/2012 | |
| PAGE TITLE | | | |
| FET-Controlled S0 and S4 | | DRAWING NUMBER | |
|  Apple Inc. | | 051-9509 | D |
| | | REVISION | |
| | | 4.2.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | 79 OF 113 | |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | 70 OF 100 | |
| IV ALL RIGHTS RESERVED | | | |






| Page Notes | |
|---------------------------------------|--|
| Power aliases required by this page: | |
| Signal aliases required by this page: | |
| BOM options provided by this page: | |

| | | | |
|---|--|----------------------|--|
| PAGE TITLE | | SYNC DATE=01/10/2012 | |
| KEPLER CORE/FB POWER | | DRAWING NUMBER | |
| Apple Inc. | | 051-9509 | |
| NOTICE OF PROPRIETARY PROPERTY: | | REVISION | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | 4.2.0 | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | BRANCH | |
| II NOT TO REPRODUCE OR COPY IT | | PAGE | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | 81 OF 113 | |
| IV ALL RIGHTS RESERVED | | SHEET | |
| | | 72 OF 100 | |





GPU VDDQ SUPPLY

VOUT = 1.5V / 1.35V
10 A MAX OUTPUT
F = ??? KHZ

GPIO_16 VID 1 VID 0 GPU VDDQ
0 0 1.5 V
1 0 1.35 V

GPU 1V05 SUPPLY

VOUT = 1.05V
3.43 A MAX OUTPUT
F = 500 KHZ

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|--------------------------------|-------------------------|----------|------------|
| 110S0568 | 1 | RES,MP,3.32 OHM,1/10W,1,603,LP | R8311 | CRITICAL | |

SYNC MASTER=D7 NICK

SYNC DATE=01/03/2012

1V05 GPU POWER SUPPLY

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9509

SIZE

D

REVISION

4.2.0

BRANCH

PAGE

83 OF 113

SHEET


74 OF 100




























| | | | |
|---|----------------|----------------------|------|
| SYNC MASTER=K70_MLB | | SYNC DATE=11/30/2011 | |
| PAGE TITLE | | | |
| Internal DP Support | | | |
|  Apple Inc. | DRAWING NUMBER | | SIZE |
| | 051-9509 | | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | |
| | | 4.2.0 | |
| | | BRANCH | |
| | | PAGE | |
| | | 91 OF 113 | |
| | | SHEET | |
| | | 81 OF 100 | |

| | | | | | |
|----|---|-----------------------|----|-------------------|-------|
| 34 |  | TP_DP_TBTSRC_ML_CP<0> | == | DP_TBTSRC_ML_P<0> | 82 98 |
| | | | | MAKE_BASE=TRUE | |
| 34 |  | TP_DP_TBTSRC_ML_CN<0> | == | DP_TBTSRC_ML_N<0> | 82 98 |
| | | | | MAKE_BASE=TRUE | |
| 34 |  | TP_DP_TBTSRC_ML_CP<1> | == | DP_TBTSRC_ML_P<1> | 82 98 |
| | | | | MAKE_BASE=TRUE | |
| 34 |  | TP_DP_TBTSRC_ML_CN<1> | == | DP_TBTSRC_ML_N<1> | 82 98 |
| | | | | MAKE_BASE=TRUE | |
| 34 |  | TP_DP_TBTSRC_AUXCH_CP | == | DP_TBTSRC_AUXCH_P | 82 98 |
| | | | | MAKE_BASE=TRUE | |
| 34 |  | TP_DP_TBTSRC_AUXCH_CN | == | DP_TBTSRC_AUXCH_N | 82 98 |
| | | | | MAKE_BASE=TRUE | |

| | | | | |
|----|--|----|----------------------|-----------------------------|
| 34 | | == | NC DP TBTSRC ML P<2> | NO_TEST-TRUE MAKE_BASE-TRUE |
| 34 | | == | NC DP TBTSRC ML N<2> | NO_TEST-TRUE MAKE_BASE-TRUE |
| 34 | | == | NC DP TBTSRC ML P<3> | NO_TEST-TRUE MAKE_BASE-TRUE |
| 34 | | == | NC DP TBTSRC ML N<3> | NO_TEST-TRUE MAKE_BASE-TRUE |
| 77 | | == | NC DP INT EG ML P<2> | NO_TEST-TRUE MAKE_BASE-TRUE |
| 77 | | == | NC DP INT EG ML N<2> | NO_TEST-TRUE MAKE_BASE-TRUE |
| 77 | | == | NC DP INT EG ML P<3> | NO_TEST-TRUE MAKE_BASE-TRUE |
| 77 | | == | NC DP INT EG ML N<3> | NO_TEST-TRUE MAKE_BASE-TRUE |



| | | | |
|---|------------|----------------------|-----------------------------------|
| SYNC MASTER=D7 NICK | | SYNC DATE=12/14/2011 | |
| PAGE TITLE | | | |
| Internal DP MUXing | | | |
|  | Apple Inc. | | DRAWING NUMBER 051-9509 |
| | | | REVISION 4.2.0 |
| | | | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED | | 92 OF 113 | |
| | | SHEET | |
| | | 82 OF 100 | |

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|---|---|---|---|---|---|---|

B

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|---|---|---|---|---|---|---|

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|---|---|---|---|---|---|---|



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|------------|
| 114S0338 | 2 | RES_MTL FILM,1/16W,17.8K,1.0402,SMD,LF | R9610,R9613 | | TBTHV:P12V |
| 114S0338 | 2 | RES_MTL FILM,1/16W,17.8K,1.0402,SMD,LF | R9611,R9614 | | TBTHV:P12V |

A



K70 Board Specific Physical and Spacing Constraints

| BOARD LAYERS | BOARD AREAS | BOARD UNITS (MIL or MM) | ALLEGRO VERSION |
|---|--------------|----------------------------|--------------------|
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM | NO_TYPE, BGA | MM | 16.2 |

General Physical Rule Definitions

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DEFAULT | * | Y | 0.1 MM | =50_OHM_SE | 10 MM | 0 MM | 0 MM |
| STANDARD | * | Y | =DEFAULT | =DEFAULT | 10 MM | =DEFAULT | =DEFAULT |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 34_OHM_SE | * | Y | 0.215 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |
| 34_OHM_SE | TOP,BOTTOM | Y | 0.215 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 39_OHM_SE | * | Y | 0.170 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |
| 39_OHM_SE | TOP,BOTTOM | Y | 0.170 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 42_OHM_SE | * | Y | 0.145 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |
| 42_OHM_SE | TOP,BOTTOM | Y | 0.145 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 45_OHM_SE | * | Y | 0.138 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |
| 45_OHM_SE | TOP,BOTTOM | Y | 0.138 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 50_OHM_SE | * | Y | 0.110 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |
| 50_OHM_SE | TOP,BOTTOM | Y | 0.110 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 55_OHM_SE | * | Y | 0.085 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |
| 55_OHM_SE | TOP,BOTTOM | Y | 0.085 MM | 0.085 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 68_OHM_DIFF | * | Y | 0.180 MM | 0.085 MM | =STANDARD | 0.140 MM | 0.1 MM |
| 68_OHM_DIFF | TOP,BOTTOM | Y | 0.180 MM | 0.085 MM | =STANDARD | 0.140 MM | 0.1 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 80_OHM_DIFF | * | Y | 0.135 MM | 0.085 MM | =STANDARD | 0.160 MM | 0.1 MM |
| 80_OHM_DIFF | TOP,BOTTOM | Y | 0.135 MM | 0.085 MM | =STANDARD | 0.160 MM | 0.1 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 85_OHM_DIFF | * | Y | 0.125 MM | 0.085 MM | =STANDARD | 0.190 MM | 0.1 MM |
| 85_OHM_DIFF | TOP,BOTTOM | Y | 0.125 MM | 0.085 MM | =STANDARD | 0.190 MM | 0.1 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 90_OHM_DIFF | * | Y | 0.111 MM | 0.085 MM | =STANDARD | 0.200 MM | 0.1 MM |
| 90_OHM_DIFF | TOP,BOTTOM | Y | 0.111 MM | 0.085 MM | =STANDARD | 0.200 MM | 0.1 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 100_OHM_DIFF | * | Y | 0.089 MM | 0.085 MM | =STANDARD | 0.220 MM | 0.1 MM |
| 100_OHM_DIFF | TOP,BOTTOM | Y | 0.089 MM | 0.085 MM | =STANDARD | 0.220 MM | 0.1 MM |

General Spacing Definitions

Default

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DEFAULT | * | 0.1 MM | ? |
| STANDARD | * | =DEFAULT | ? |

Fixed and Dielectric

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| 1:1_SPACING | * | 0.1 MM | ? |
| 1X_DIELECTRIC | * | 0.076 MM | ? |
| 1X_DIELECTRIC | TOP,BOTTOM | 0.071 MM | ? |

BGA

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| BGA_P1MM | * | =STANDARD | ? |

Power and Common

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| GND | * | =STANDARD | ? |
| GND_P2MM | * | =2:1_SPACING | 1000 |
| PWR_P2MM | * | =2:1_SPACING | 1100 |


BGA Area Constraints

| | | | |
|-------------------|-------------------|-----------|------------------|
| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
| * | * | BGA | BGA_P1MM |

Board Stack-up

Finished board thickness: 1.58 mm

| Layer | Material | Thickness |
|-------|----------|--------------------|
| Top | Signal | 0.5 oz (Cu plated) |
| 1 | Prepreg | 0.071 mm |
| | Plane | 1 oz |
| 2 | Prepreg | 0.076 mm |
| | Signal | 0.5 oz |
| 3 | Prepreg | 0.435 mm |
| | Plane | 1 oz |
| 4 | Core | 0.127 mm |
| | Plane | 1 oz |
| 5 | Prepreg | 0.435 mm |
| | Signal | 0.5 oz |
| 6 | Prepreg | 0.076 mm |
| | Plane | 1 oz |
| 2 | Prepreg | 0.071 mm |
| | Signal | 0.5 oz (Cu plated) |
| Btm | | |

| | | | |
|---|------------|----------------------|----------|
| SYNC MASTER=D7 DAVE | | SYNC DATE=12/12/2011 | |
| PAGE TITLE | | | |
| K70 Rule Definitions | | | |
|  | Apple Inc. | DRAWING NUMBER | 051-9509 |
| | | SIZE | D |
| | | REVISION | 4.2.0 |
| | | | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | PAGE | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | 100 OF 113 | |
| II NOT TO REPRODUCE OR COPY IT | | SHEET | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | 87 OF 100 | |
| IV ALL RIGHTS RESERVED | | | |

DDR3

DDR3-specific Physical Rules

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DDR_34S | * | =34_OHM_SE | =34_OHM_SE | =34_OHM_SE | =34_OHM_SE | =STANDARD | =STANDARD |
| DDR_39S | * | =39_OHM_SE | =39_OHM_SE | =39_OHM_SE | =39_OHM_SE | =STANDARD | =STANDARD |
| DDR_42S | * | =42_OHM_SE | =42_OHM_SE | =42_OHM_SE | =42_OHM_SE | =STANDARD | =STANDARD |
| DDR_42S_D | * | =42_OHM_SE | =42_OHM_SE | =42_OHM_SE | =42_OHM_SE | 0.1016 MM | 0.1016 MM |
| DDR_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| DDR_68D | * | =68_OHM_DIFF | =68_OHM_DIFF | =68_OHM_DIFF | =68_OHM_DIFF | =68_OHM_DIFF | =68_OHM_DIFF |

Minimum diff spacing is 4 mil
Table 3-5, Intel Doc# 473718

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| POWER_DDR_P4MM | * | Y | 0.400 MM | 0.100 MM | 3.0 MM | =STANDARD | =STANDARD |

Physical Net Type to Rule Map

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| POWER_DDR | * | POWER_DDR_P4MM |
| DDR_CLK_PHY | * | DDR_6B8 |
| DDR_CTRL_PHY | * | DDR_39S |
| DDR_CMD_PHY | * | DDR_34S |
| DDR_DQ_PHY | * | DDR_42S |
| DDR_DQS_PHY | * | DDR_42S_D |

DDR3 Power-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| POWER_DDR | * | =2:1_SPACING | ? |

DDR3-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINK-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DDR_CLK_ISO | * | =5:1_SPACING | ? |
| DDR_CTRL_ISO | * | =3.5:1_SPACING | ? |
| DDR_CTRL2CTRL | * | =2.5:1_SPACING | ? |
| DDR_CMD_ISO | * | =3.5:1_SPACING | ? |
| DDR_CMD2CMD | * | =2:1_SPACING | ? |
| DDR_DATA_ISO | * | =3:1_SPACING | ? |
| DDR_DQ2DQ | * | =2:1_SPACING | 900 |
| DDR_DQ2DQS | * | =3:1_SPACING | ? |
| DDR_BL2BL | * | =3:1_SPACING | ? |
| DDR_CH2CH | * | =6.5:1_SPACING | ? |

Main Segment Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

| Table | Trace | Design | Iso | Design | Comments |
|-------|-------|--------|-----|--------|--|
| 3-2 | 4 | (diff) | 15 | 19.69 | CLK trace spacing controlled by =68_OHM_DIFF |
| 3-3 | 8 | 9.84 | 12 | 13.78 | |
| 3-4 | 6 | 7.87 | 12 | 13.78 | |
| 3-5 | 8.5 | 7.87 | 12 | 11.81 | DQ or DQS to other signals not in the same bytelane (but not ch) |
| | | | | | DQ to DQ in the same bytelane of the same channel |
| | | | 10 | 11.81 | DQ to DQS in the same bytelane of the same channel |
| | | | 12 | 11.81 | DQ or DQS in different bytelanes of the same channel |
| | | | 25 | 25.59 | DQ or DQS in different channels |
| | | | - | 25.59 | DDR3 to any other signal not DDR3 |

Constraints

Clocks: CK[3:0], CK#[3:0]

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| DDR_CLK | * | * | DDR_CLK_ISO |

Control: CS#[3:0], CKE[3:0], ODT[3:0]

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| DDR_CTRL | * | * | DDR_CTRL_ISO |
| DDR_CTRL | DDR_CTRL | * | DDR_CTRL2CTRL |

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| DDR_CMD | * | * | DDR_CMD_ISO |
| DDR_CMD | DDR_CMD | * | DDR_CMD2CMD |

```
Data: DQS[7:0], DQS#[7:0], DQ[63:0]
```

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| DDR_A_DQ_BYTE* | * | * | DDR_DATA_ISO |
| DDR_A_DQS* | * | * | DDR_DATA_ISO |
| DDR_B_DQ_BYTE* | * | * | DDR_DATA_ISO |
| DDR_B_DQS* | * | * | DDR_DATA_ISO |
| DDR_*_DQ_BYTE* | =SAME | * | DDR_DQ2DQ |
| DDR_A_DQ_BYTE* | DDR_A_DQS* | * | DDR_DQ2DQS |
| DDR_A_DQ_BYTE* | DDR_A_DQ_BYTE* | * | DDR_BL2BL |
| DDR_B_DQ_BYTE* | DDR_B_DQS* | * | DDR_DQ2DQS |
| DDR_B_DQ_BYTE* | DDR_B_DQ_BYTE* | * | DDR_BL2BL |
| DDR_A_* | DDR_B_* | * | DDR_CH2CH |

See Note (3)

See Note (3)

See Note (1)

See Note (2)

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):


Intel suggested 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints $DDR_*_DQ_BYTE*$ to =SAME to win out over $DDR_ \{A,B\}_DQ_BYTE*$ to $DDR_ \{A,B\}_DQ_BYTE*$ so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL .

DDR3

| Electrical Constraint Set | | Physical | Spacing | | |
|---------------------------|----------------|--------------|----------------|-------------------|----------|
| Channel A | | | | | |
| H007 | DNR A_CLK0 | DNR_CLK_PHY | DNR_CLK | MEM A_CLK P<1..0> | 12 29 |
| H008 | DNR A_CLK0 | DNR_CLK_PHY | DNR_CLK | MEM A_CLK N<1..0> | 12 29 |
| H009 | DNR A_CLK1 | DNR_CLK_PHY | DNR_CLK | MEM A_CLK P<3..2> | 8 12 |
| H010 | DNR A_CLK1 | DNR_CLK_PHY | DNR_CLK | MEM A_CLK N<3..2> | 8 12 |
| H011 | DNR A_CTR1.0 | DNR_CTR1_PHY | DNR_CTR1 | MEM A_CKE<1..0> | 12 29 |
| H012 | DNR A_CTR1.0 | DNR_CTR1_PHY | DNR_CTR1 | MEM A_CS L<1..0> | 12 29 |
| H013 | DNR A_CTR1.0 | DNR_CTR1_PHY | DNR_CTR1 | MEM A_ODT<1..0> | 12 29 |
| H014 | DNR A_CTR1.1 | DNR_CTR1_PHY | DNR_CTR1 | MEM A_CKE<3..2> | 8 12 |
| H015 | DNR A_CTR1.1 | DNR_CTR1_PHY | DNR_CTR1 | MEM A_CS L<3..2> | 8 12 |
| H016 | DNR A_CTR1.1 | DNR_CTR1_PHY | DNR_CTR1 | MEM A_ODT<3..2> | 8 12 |
| H017 | DNR A_CMD | DNR_CMD_PHY | DNR_CMD | MEM A A<15..0> | 12 29 |
| H018 | DNR A_CMD | DNR_CMD_PHY | DNR_CMD | MEM A BA<2..0> | 12 29 |
| H019 | DNR A_CMD | DNR_CMD_PHY | DNR_CMD | MEM A RAS L | 12 29 |
| H020 | DNR A_CMD | DNR_CMD_PHY | DNR_CMD | MEM A CAS L | 12 29 |
| H021 | DNR A_CMD | DNR_CMD_PHY | DNR_CMD | MEM A WE L | 12 29 |
| H022 | DNR A_DQ_BVTE0 | DNR_DQ_PHY | DNR A_DQ_BVTE0 | MEM A DQ<7..0> | 12 31 |
| H023 | DNR A_DQ_BVTE1 | DNR A_DQ_PHY | DNR A_DQ_BVTE1 | MEM A DQ<15..8> | 12 31 |
| H024 | DNR A_DQ_BVTE2 | DNR_DQ_PHY | DNR A_DQ_BVTE2 | MEM A DQ<23..16> | 12 31 |
| H025 | DNR A_DQ_BVTE3 | DNR_DQ_PHY | DNR A_DQ_BVTE3 | MEM A DQ<31..24> | 12 31 |
| H026 | DNR A_DQ_BVTE4 | DNR_DQ_PHY | DNR A_DQ_BVTE4 | MEM A DQ<39..32> | 12 31 |
| H027 | DNR A_DQ_BVTE5 | DNR_DQ_PHY | DNR A_DQ_BVTE5 | MEM A DQ<47..40> | 12 31 |
| H028 | DNR A_DQ_BVTE6 | DNR_DQ_PHY | DNR A_DQ_BVTE6 | MEM A DQ<55..48> | 12 31 |
| H029 | DNR A_DQ_BVTE7 | DNR_DQ_PHY | DNR A_DQ_BVTE7 | MEM A DQ<63..56> | 12 31 |
| H030 | DNR A_DQS0 | DNR_DQS_PHY | DNR A_DQS0 | MEM A DQS P<0> | 12 31 |
| H031 | DNR A_DQS0 | DNR_DQS_PHY | DNR A_DQS0 | MEM A DQS N<0> | 12 31 |
| H032 | DNR A_DQS1 | DNR_DQS_PHY | DNR A_DQS1 | MEM A DQS P<1> | 12 31 |
| H033 | DNR A_DQS1 | DNR_DQS_PHY | DNR A_DQS1 | MEM A DQS N<1> | 12 31 |
| H034 | DNR A_DQS2 | DNR_DQS_PHY | DNR A_DQS2 | MEM A DQS P<2> | 12 31 |
| H035 | DNR A_DQS2 | DNR_DQS_PHY | DNR A_DQS2 | MEM A DQS N<2> | 12 31 |
| H036 | DNR A_DQS3 | DNR_DQS_PHY | DNR A_DQS3 | MEM A DQS P<3> | 12 31 |
| H037 | DNR A_DQS3 | DNR_DQS_PHY | DNR A_DQS3 | MEM A DQS N<3> | 12 31 |
| H038 | DNR A_DQS4 | DNR_DQS_PHY | DNR A_DQS4 | MEM A DQS P<4> | 12 31 |
| H039 | DNR A_DQS4 | DNR_DQS_PHY | DNR A_DQS4 | MEM A DQS N<4> | 12 31 |
| H040 | DNR A_DQS5 | DNR_DQS_PHY | DNR A_DQS5 | MEM A DQS P<5> | 12 31 |
| H041 | DNR A_DQS5 | DNR_DQS_PHY | DNR A_DQS5 | MEM A DQS N<5> | 12 31 |
| H042 | DNR A_DQS6 | DNR_DQS_PHY | DNR A_DQS6 | MEM A DQS P<6> | 12 31 |
| H043 | DNR A_DQS6 | DNR_DQS_PHY | DNR A_DQS6 | MEM A DQS N<6> | 12 31 |
| H044 | DNR A_DQS7 | DNR_DQS_PHY | DNR A_DQS7 | MEM A DQS P<7> | 12 31 |
| H045 | DNR A_DQS7 | DNR_DQS_PHY | DNR A_DQS7 | MEM A DQS N<7> | 12 31 |
| Channel B | | | | | |
| H046 | DNR B_CLK0 | DNR_CLK_PHY | DNR_CLK | MEM B_CLK P<1..0> | 12 30 |
| H047 | DNR B_CLK0 | DNR_CLK_PHY | DNR_CLK | MEM B_CLK N<1..0> | 12 30 |
| H048 | DNR B_CLK1 | DNR_CLK_PHY | DNR_CLK | MEM B_CLK P<3..2> | 8 12 |
| H049 | DNR B_CLK1 | DNR_CLK_PHY | DNR_CLK | MEM B_CLK N<3..2> | 8 12 |
| H050 | DNR B_CTR1.0 | DNR_CTR1_PHY | DNR_CTR1 | MEM B_CKE<1..0> | 12 30 |
| H051 | DNR B_CTR1.0 | DNR_CTR1_PHY | DNR_CTR1 | MEM B_CS L<1..0> | 12 30 |
| H052 | DNR B_CTR1.0 | DNR_CTR1_PHY | DNR_CTR1 | MEM B_ODT<1..0> | 12 30 |
| H053 | DNR B_CTR1.1 | DNR_CTR1_PHY | DNR_CTR1 | MEM B_CKE<3..2> | 8 12 |
| H054 | DNR B_CTR1.1 | DNR_CTR1_PHY | DNR_CTR1 | MEM B_CS L<3..2> | 8 12 |
| H055 | DNR B_CTR1.1 | DNR_CTR1_PHY | DNR_CTR1 | MEM B_ODT<3..2> | 8 12 |
| H056 | DNR B_CMD | DNR_CMD_PHY | DNR_CMD | MEM B A<15..0> | 12 30 |
| H057 | DNR B_CMD | DNR_CMD_PHY | DNR_CMD | MEM B BA<2..0> | 12 30 |
| H058 | DNR B_CMD | DNR_CMD_PHY | DNR_CMD | MEM B RAS L | 12 30 |
| H059 | DNR B_CMD | DNR_CMD_PHY | DNR_CMD | MEM B CAS L | 12 30 |
| H060 | DNR B_CMD | DNR_CMD_PHY | DNR_CMD | MEM B WE L | 12 30 |
| H061 | DNR B_DQ_BVTE0 | DNR_DQ_PHY | DNR B_DQ_BVTE0 | MEM B DQ<7..0> | 12 31 |
| H062 | DNR B_DQ_BVTE1 | DNR_DQ_PHY | DNR B_DQ_BVTE1 | MEM B DQ<15..8> | 12 31 |
| H063 | DNR B_DQ_BVTE2 | DNR_DQ_PHY | DNR B_DQ_BVTE2 | MEM B DQ<23..16> | 12 31 |
| H064 | DNR B_DQ_BVTE3 | DNR_DQ_PHY | DNR B_DQ_BVTE3 | MEM B DQ<31..24> | 12 31 |
| H065 | DNR B_DQ_BVTE4 | DNR_DQ_PHY | DNR B_DQ_BVTE4 | MEM B DQ<39..32> | 12 31 |
| H066 | DNR B_DQ_BVTE5 | DNR_DQ_PHY | DNR B_DQ_BVTE5 | MEM B DQ<47..40> | 12 31 |
| H067 | DNR B_DQ_BVTE6 | DNR_DQ_PHY | DNR B_DQ_BVTE6 | MEM B DQ<55..48> | 12 31 |
| H068 | DNR B_DQ_BVTE7 | DNR_DQ_PHY | DNR B_DQ_BVTE7 | MEM B DQ<63..56> | 12 31 |
| H069 | DNR B_DQS0 | DNR_DQS_PHY | DNR B_DQS0 | MEM B DQS P<0> | 12 31 |
| H070 | DNR B_DQS0 | DNR_DQS_PHY | DNR B_DQS0 | MEM B DQS N<0> | 12 31 |
| H071 | DNR B_DQS1 | DNR_DQS_PHY | DNR B_DQS1 | MEM B DQS P<1> | 12 31 |
| H072 | DNR B_DQS1 | DNR_DQS_PHY | DNR B_DQS1 | MEM B DQS N<1> | 12 31 |
| H073 | DNR B_DQS2 | DNR_DQS_PHY | DNR B_DQS2 | MEM B DQS P<2> | 12 31 |
| H074 | DNR B_DQS2 | DNR_DQS_PHY | DNR B_DQS2 | MEM B DQS N<2> | 12 31 |
| H075 | DNR B_DQS3 | DNR_DQS_PHY | DNR B_DQS3 | MEM B DQS P<3> | 12 31 |
| H076 | DNR B_DQS3 | DNR_DQS_PHY | DNR B_DQS3 | MEM B DQS N<3> | 12 31 |
| H077 | DNR B_DQS4 | DNR_DQS_PHY | DNR B_DQS4 | MEM B DQS P<4> | 12 31 |
| H078 | DNR B_DQS4 | DNR_DQS_PHY | DNR B_DQS4 | MEM B DQS N<4> | 12 31 |
| H079 | DNR B_DQS5 | DNR_DQS_PHY | DNR B_DQS5 | MEM B DQS P<5> | 12 31 |
| H080 | DNR B_DQS5 | DNR_DQS_PHY | DNR B_DQS5 | MEM B DQS N<5> | 12 31 |
| H081 | DNR B_DQS6 | DNR_DQS_PHY | DNR B_DQS6 | MEM B DQS P<6> | 12 31 |
| H082 | DNR B_DQS6 | DNR_DQS_PHY | DNR B_DQS6 | MEM B DQS N<6> | 12 31 |
| H083 | DNR B_DQS7 | DNR_DQS_PHY | DNR B_DQS7 | MEM B DQS P<7> | 12 31 |
| H084 | DNR B_DQS7 | DNR_DQS_PHY | DNR B_DQS7 | MEM B DQS N<7> | 12 31 |
| Reset | | | | | |
| H040 | | DNR_S0S | | MEM RESET L | 28 29 30 |

| | | | |
|---|--|----------------------|--------|
| SYNC MASTER=D7 DAVE | | SYNC DATE=12/12/2011 | |
| PAGE TITLE | | | |
| DDR3 Constraints | | | |
|  Apple Inc. | | DRAWING NUMBER | SIZE |
| | | 051-9509 | D |
| | | REVISION | |
| | | 4.2.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: | | | |
| I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART | | | |
| IV ALL RIGHTS RESERVED | | | |
| | | PAGE | |
| | | 101 | OF 113 |
| | | SHEET | |
| | | 88 | OF 100 |

PCI Express/DMI

PCIe-specific Physical Rules

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCIE_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| PCIE_80D | * | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF |
| PCIE_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |
| PCIE_90D | * | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF |
| PCIE_COMP | * | Y | 0.305 MM | 0.105 MM | =STANDARD | =STANDARD | =STANDARD |

Physical Net Type to Rule Map

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| PCIE3_PHY | * | PCIE_80D |
| CLK_PCIE_PHY | * | PCIE_90D |
| COMP_PCIE_PHY | * | PCIE_COMP |

PCIE and DMI Compensation Rules (mils)

| Table | Imp | Design | Iso | Design | Comments |
|-------|-----|--------|-----|--------|--|
| 4-5 | 50 | 50 | 15 | 15.75 | PCIE. Impedance inferred from Table 4-7. |
| 4-7 | 50 | 50 | 8 | 15.75 | DMI. Numbers based on Intel stack-up. |

PCIe-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_PCIE_ISO | * | =5:1_SPACING | ? |
| COMP_PCIE_ISO | * | =4:1_SPACING | ? |

Spacing Constraints

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| CLK_PCIE | * | * | CLK_PCIE_ISO |
| COMP_PCIE | * | * | COMP_PCIE_ISO |
| PEG_R2D | PEG_R2D | * | PEG_SAME_DIR |
| PEG_D2R | PEG_D2R | * | PEG_SAME_DIR |
| PEG_D2R | PEG_R2D | * | PEG_ALT_DIR |
| PEG_D2R | * | * | PEG_ISO |
| PEG_R2D | * | * | PEG_ISO |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| PEG_SAME_DIR | TOP,BOTTOM | =5X_DIELECTRIC | ? |
| PEG_SAME_DIR | * | =3.5X_DIELECTRIC | ? |
| PEG_ALT_DIR | * | =7X_DIELECTRIC | ? |
| PEG_ISO | * | =4:1_SPACING | ? |

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)


| Section | Imp | Design | Iso | Design | Comments |
|---------|-----|--------|-----|--------|--|
| 4.2.1 | 80 | 80 | 16 | 15.75 | PCIe Gen3. Allow looser spacing for same direction on stripline per Anil |

PCIe (CPU)

| Electrical Constraint Set | Physical | Spacing | |
|---------------------------|-----------|---------|----------------------|
| x16 Graphics | | | |
| R141 PCIE GEN3 R2D | PCIE3_PHY | PEG_R2D | PEG_R2D P<15> 71 |
| R142 PCIE GEN3 R2D | PCIE3_PHY | PEG_R2D | PEG_R2D N<15> 71 |
| R143 PCIE GEN3 R2D | PCIE3_PHY | PEG_R2D | PEG_R2D C P<15> 9 71 |
| R144 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C N<15> 9 71 |
| R145 PCIE GEN3 D2R | PCIE3_PHY | PEG_D2R | PEG_D2R P<15> 9 71 |
| R146 PCIE GEN3 D2R | PCIE3_PHY | PEG_D2R | PEG_D2R N<15> 9 71 |
| R147 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C P<15> 71 |
| R148 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C N<15> 71 |
| R149 PCIE GEN3 R2D | PCIE3_PHY | PEG_R2D | PEG_R2D P<14> 71 |
| R150 PCIE GEN3 R2D | PCIE3_PHY | PEG_R2D | PEG_R2D N<14> 71 |
| R151 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C P<14> 9 71 |
| R152 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C N<14> 9 71 |
| R153 PCIE GEN3 D2R | PCIE3_PHY | PEG_D2R | PEG_D2R P<14> 9 71 |
| R154 PCIE GEN3 D2R | PCIE3_PHY | PEG_D2R | PEG_D2R N<14> 9 71 |
| R155 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C P<14> 71 |
| R156 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C N<14> 71 |
| R157 PCIE GEN3 R2D_RVSD | PCIE3_PHY | PEG_R2D | PEG_R2D P<13> 71 |
| R158 PCIE GEN3 R2D_RVSD | PCIE3_PHY | PEG_R2D | PEG_R2D N<13> 71 |
| R159 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C P<13> 9 71 |
| R160 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C N<13> 9 71 |
| R161 PCIE GEN3 D2R | PCIE3_PHY | PEG_D2R | PEG_D2R P<13> 9 71 |
| R162 PCIE GEN3 D2R | PCIE3_PHY | PEG_D2R | PEG_D2R N<13> 9 71 |
| R163 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C P<13> 71 |
| R164 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C N<13> 71 |
| R165 PCIE GEN3 R2D | PCIE3_PHY | PEG_R2D | PEG_R2D P<12> 71 |
| R166 PCIE GEN3 R2D | PCIE3_PHY | PEG_R2D | PEG_R2D N<12> 71 |
| R167 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C P<12> 9 71 |
| R168 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C N<12> 9 71 |
| R169 PCIE GEN3 D2R | PCIE3_PHY | PEG_D2R | PEG_D2R P<12> 9 71 |
| R170 PCIE GEN3 D2R | PCIE3_PHY | PEG_D2R | PEG_D2R N<12> 9 71 |
| R171 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C P<12> 71 |
| R172 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C N<12> 71 |
| R173 PCIE GEN3 R2D | PCIE3_PHY | PEG_R2D | PEG_R2D P<11> 71 |
| R174 PCIE GEN3 R2D | PCIE3_PHY | PEG_R2D | PEG_R2D N<11> 71 |
| R175 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C P<11> 9 71 |
| R176 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C N<11> 9 71 |
| R177 PCIE GEN3 D2R_RVSD | PCIE3_PHY | PEG_D2R | PEG_D2R P<11> 9 71 |
| R178 PCIE GEN3 D2R_RVSD | PCIE3_PHY | PEG_D2R | PEG_D2R N<11> 9 71 |
| R179 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C P<11> 71 |
| R180 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C N<11> 71 |
| R181 PCIE GEN3 R2D | PCIE3_PHY | PEG_R2D | PEG_R2D P<10> 71 |
| R182 PCIE GEN3 R2D | PCIE3_PHY | PEG_R2D | PEG_R2D N<10> 71 |
| R183 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C P<10> 9 71 |
| R184 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C N<10> 9 71 |
| R185 PCIE GEN3 D2R | PCIE3_PHY | PEG_D2R | PEG_D2R P<10> 9 71 |
| R186 PCIE GEN3 D2R | PCIE3_PHY | PEG_D2R | PEG_D2R N<10> 9 71 |
| R187 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C P<10> 71 |
| R188 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C N<10> 71 |
| R189 PCIE GEN3 R2D_RVSD | PCIE3_PHY | PEG_R2D | PEG_R2D P<9> 71 |
| R190 PCIE GEN3 R2D_RVSD | PCIE3_PHY | PEG_R2D | PEG_R2D N<9> 71 |
| R191 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C P<9> 9 71 |
| R192 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C N<9> 9 71 |
| R193 PCIE GEN3 D2R_RVSD | PCIE3_PHY | PEG_D2R | PEG_D2R P<9> 9 71 |
| R194 PCIE GEN3 D2R_RVSD | PCIE3_PHY | PEG_D2R | PEG_D2R N<9> 9 71 |
| R195 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C P<9> 71 |
| R196 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C N<9> 71 |
| R197 PCIE GEN3 R2D_RVSD | PCIE3_PHY | PEG_R2D | PEG_R2D P<8> 71 |
| R198 PCIE GEN3 R2D_RVSD | PCIE3_PHY | PEG_R2D | PEG_R2D N<8> 71 |
| R199 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C P<8> 9 71 |
| R200 PCIE3_PHY | PCIE3_PHY | PEG_R2D | PEG_R2D C N<8> 9 71 |
| R201 PCIE GEN3 D2R_RVSD | PCIE3_PHY | PEG_D2R | PEG_D2R P<8> 9 71 |
| R202 PCIE GEN3 D2R_RVSD | PCIE3_PHY | PEG_D2R | PEG_D2R N<8> 9 71 |
| R203 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C P<8> 71 |
| R204 PCIE3_PHY | PCIE3_PHY | PEG_D2R | PEG_D2R C N<8> 71 |

PCIe (CPU)

| Electrical Constraint Set | Physical | Spacing | |
|---------------------------|---------------|-----------|----------------|
| x16 Graphics | | | |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D P<7> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D N<7> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C P<7> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C N<7> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R P<7> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R N<7> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R C P<7> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R C N<7> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D P<6> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D N<6> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C P<6> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C N<6> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R P<6> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R N<6> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R C P<6> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R C N<6> |
| PCIE_GEN3_R2D_RVSD | PCIE3_RHV | PEG_R2D | PEG_R2D P<5> |
| PCIE_GEN3_R2D_RVSD | PCIE3_RHV | PEG_R2D | PEG_R2D N<5> |
| PCIE_GEN3_R2D_RVSD | PCIE3_RHV | PEG_R2D | PEG_R2D C P<5> |
| PCIE_GEN3_R2D_RVSD | PCIE3_RHV | PEG_R2D | PEG_R2D C N<5> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R P<5> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R N<5> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R C P<5> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R C N<5> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D P<4> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D N<4> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C P<4> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C N<4> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R P<4> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R N<4> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R C P<4> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R C N<4> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D P<3> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D N<3> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C P<3> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C N<3> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R P<3> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R N<3> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R C P<3> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R C N<3> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D P<2> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D N<2> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C P<2> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C N<2> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R P<2> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R N<2> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R C P<2> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R C N<2> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D P<1> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D N<1> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C P<1> |
| PCIE_GEN3_R2D | PCIE3_RHV | PEG_R2D | PEG_R2D C N<1> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R P<1> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R N<1> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R C P<1> |
| PCIE_GEN3_D2R | PCIE3_RHV | PEG_D2R | PEG_D2R C N<1> |
| PCIE_GEN3_R2D_RVSD | PCIE3_RHV | PEG_R2D | PEG_R2D P<0> |
| PCIE_GEN3_R2D_RVSD | PCIE3_RHV | PEG_R2D | PEG_R2D N<0> |
| PCIE_GEN3_R2D_RVSD | PCIE3_RHV | PEG_R2D | PEG_R2D C P<0> |
| PCIE_GEN3_R2D_RVSD | PCIE3_RHV | PEG_R2D | PEG_R2D C N<0> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R P<0> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R N<0> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R C P<0> |
| PCIE_GEN3_D2R_RVSD | PCIE3_RHV | PEG_D2R | PEG_D2R C N<0> |
| CPU PCIe Clocks | | | |
| PEG_RFE_CLK | CLK_PCIE_RHV | CLK_PCIE | PEG_CLK100M P |
| PEG_RFE_CLK | CLK_PCIE_RHV | CLK_PCIE | PEG_CLK100M N |
| CPU PCIe Compensation | | | |
| | COMP_PCIE_RHV | COMP_PCIE | CPU_PEG_COMP |

| | | | |
|---|--|-----------------------|------------|
| SYNCH MASTER=D7 DAVE | | SYNCH DATE=12/12/2011 | |
| PAGE TITLE | | | |
| CPU PCIe Constraints | | | |
|  Apple Inc. | | DRAWING NUMBER | 051-9509 |
| | | SIZE | D |
| NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | REVISION | 4.2.0 |
| | | BRANCH | |
| | | PAGE | 102 OF 113 |
| | | SHEET | 89 OF 100 |

Physical Net Type to Rule Map

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| PCIE_PHY | * | PCIE_85D |
| COMP_DMI_PHY | * | 50_OHM_SE |

PCie-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| PCIE_SAME_DIR | TOP,BOTTOM | =5X_DIELECTRIC | ? |
| PCIE_SAME_DIR | * | =3.5X_DIELECTRIC | ? |
| PCIE_ALT_DIR | * | =7X_DIELECTRIC | ? |
| PCIE_ISO | * | =4:1_SPACING | ? |

TBT x4 PCIE Spacing Constraints

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| PCIE_TBT_R2D | PCIE_TBT_R2D | * | PCIE_SAME_DIR |
| PCIE_TBT_D2R | PCIE_TBT_D2R | * | PCIE_SAME_DIR |
| PCIE_TBT_D2R | PCIE_TBT_R2D | * | PCIE_ALT_DIR |
| PCIE_TBT_D2R | * | * | PCIE_ISO |
| PCIE_TBT_R2D | * | * | PCIE_ISO |

SSD x2 PCIE Spacing Constraints

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| PCIE_SSD_R2D | PCIE_SSD_R2D | * | PCIE_SAME_DIR |
| PCIE_SSD_D2R | PCIE_SSD_D2R | * | PCIE_SAME_DIR |
| PCIE_SSD_D2R | PCIE_SSD_R2D | * | PCIE_ALT_DIR |
| PCIE_SSD_D2R | * | * | PCIE_ISO |
| PCIE_SSD_R2D | * | * | PCIE_ISO |

PCH x1 PCIE Constraints

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| PCIE | * | * | PCIE_ISO |

DMI-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| DMI_SAME_DIR | TOP,BOTTOM | =5X_DIELECTRIC | ? |
| DMI_SAME_DIR | * | =4X_DIELECTRIC | ? |
| DMI_ALT_DIR | * | =5X_DIELECTRIC | ? |
| DMI_ISO | * | =4X_DIELECTRIC | ? |

DMI x4 PCIE Spacing Constraints

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| DMI_N2S | DMI_N2S | * | DMI_SAME_DIR |
| DMI_S2N | DMI_S2N | * | DMI_SAME_DIR |
| DMI_N2S | DMI_S2N | * | DMI_ALT_DIR |
| DMI_N2S | * | * | DMI_ISO |
| DMI_S2N | * | * | DMI_ISO |

PCie (PCH)

| Electrical Constraint Set | Physical | Spacing |
|---------------------------|--------------|--------------|
| x4 Thunderbolt | | |
| PCIE_GEN2_R2D | PCIE_PHY | PCIE_TBT_R2D |
| PCIE_GEN2_R2D | PCIE_PHY | PCIE_TBT_R2D |
| PCIE_GEN2_R2D | PCIE_PHY | PCIE_TBT_R2D |
| PCIE_GEN2_R2D | PCIE_PHY | PCIE_TBT_R2D |
| PCIE_GEN2_D2R | PCIE_PHY | PCIE_TBT_D2R |
| PCIE_GEN2_D2R | PCIE_PHY | PCIE_TBT_D2R |
| PCIE_GEN2_D2R | PCIE_PHY | PCIE_TBT_D2R |
| PCIE_GEN2_D2R | PCIE_PHY | PCIE_TBT_D2R |
| PCIE_REF_CLK | CLK_PCIE_PHY | CLK_PCIE |
| PCIE_REF_CLK | CLK_PCIE_PHY | CLK_PCIE |
| x2 SSD | | |
| PCIE_GEN2_R2D_CONN_SSD | PCIE_PHY | PCIE_SSD_R2D |
| PCIE_GEN2_R2D_CONN_SSD | PCIE_PHY | PCIE_SSD_R2D |
| PCIE_GEN2_R2D_CONN_SSD | PCIE_PHY | PCIE_SSD_R2D |
| PCIE_GEN2_R2D_CONN_SSD | PCIE_PHY | PCIE_SSD_R2D |
| PCIE_GEN2_D2R_CONN_SSD | PCIE_PHY | PCIE_SSD_D2R |
| PCIE_GEN2_D2R_CONN_SSD | PCIE_PHY | PCIE_SSD_D2R |
| PCIE_GEN2_D2R_CONN_SSD | PCIE_PHY | PCIE_SSD_D2R |
| PCIE_GEN2_D2R_CONN_SSD | PCIE_PHY | PCIE_SSD_D2R |
| PCIE_GEN2_R2D_MUX_SSD | PCIE_PHY | PCIE_SSD_R2D |
| PCIE_GEN2_R2D_MUX_SSD | PCIE_PHY | PCIE_SSD_R2D |
| PCIE_GEN2_R2D_MUX_SSD | PCIE_PHY | PCIE_SSD_R2D |
| PCIE_GEN2_R2D_MUX_SSD | PCIE_PHY | PCIE_SSD_R2D |
| PCIE_GEN2_D2R_MUX_SSD | PCIE_PHY | PCIE_SSD_D2R |
| PCIE_GEN2_D2R_MUX_SSD | PCIE_PHY | PCIE_SSD_D2R |
| PCIE_GEN2_D2R_MUX_SSD | PCIE_PHY | PCIE_SSD_D2R |
| PCIE_GEN2_D2R_MUX_SSD | PCIE_PHY | PCIE_SSD_D2R |
| PCIE_REF_CLK_CONN | CLK_PCIE_PHY | CLK_PCIE |
| PCIE_REF_CLK_CONN | CLK_PCIE_PHY | CLK_PCIE |
| x1 AirPort | | |
| PCIE_GEN2_R2D_CONN_AP | PCIE_PHY | PCIE |
| PCIE_GEN2_R2D_CONN_AP | PCIE_PHY | PCIE |
| PCIE_GEN2_R2D_CONN_AP | PCIE_PHY | PCIE |
| PCIE_GEN2_R2D_CONN_AP | PCIE_PHY | PCIE |
| PCIE_GEN2_D2R_CONN_AP | PCIE_PHY | PCIE |
| PCIE_GEN2_D2R_CONN_AP | PCIE_PHY | PCIE |
| PCIE_GEN2_D2R_CONN_AP | PCIE_PHY | PCIE |
| PCIE_GEN2_D2R_CONN_AP | PCIE_PHY | PCIE |
| PCIE_REF_CLK_CONN | CLK_PCIE_PHY | CLK_PCIE |
| PCIE_REF_CLK_CONN | CLK_PCIE_PHY | CLK_PCIE |
| x1 Caesar IV | | |
| PCIE_GEN2_R2D | PCIE_PHY | PCIE |
| PCIE_GEN2_R2D | PCIE_PHY | PCIE |
| PCIE_GEN2_R2D | PCIE_PHY | PCIE |
| PCIE_GEN2_R2D | PCIE_PHY | PCIE |
| PCIE_GEN2_D2R | PCIE_PHY | PCIE |
| PCIE_GEN2_D2R | PCIE_PHY | PCIE |
| PCIE_GEN2_D2R | PCIE_PHY | PCIE |
| PCIE_GEN2_D2R | PCIE_PHY | PCIE |
| PCIE_REF_CLK | CLK_PCIE_PHY | CLK_PCIE |
| PCIE_REF_CLK | CLK_PCIE_PHY | CLK_PCIE |

DMI

| Electrical Constraint Set | Physical | Spacing |
|---------------------------|--------------|-----------|
| DMI | | |
| DMI_N2S | PCIE_PHY | DMI_N2S |
| DMI_N2S | PCIE_PHY | DMI_N2S |
| DMI_S2N | PCIE_PHY | DMI_S2N |
| DMI_S2N | PCIE_PHY | DMI_S2N |
| PCIE_REF_CLK | CLK_PCIE_PHY | CLK_PCIE |
| PCIE_REF_CLK | CLK_PCIE_PHY | CLK_PCIE |
| DMI Compensation | | |
| | COMP_DMI_PHY | COMP_PCIE |

SATA

SATA-specific Physical Rules

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SATA_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| SATA_90D | * | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF |

Physical Net Type to Rule Map

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| SATA_PHY | * | SATA_90D |
| COMP_SATA_PHY | * | SATA_50S |

SATA-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SATA_ISO | * | =6:1_SPACING | ? |
| COMP_SATA_ISO | * | =4:1_SPACING | ? |

Constraints

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| SATA | * | * | SATA_ISO |
| COMP_SATA | * | * | COMP_SATA_ISO |

FDI

FDI-specific Physical Rules

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FDI_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| COMP_FDI | * | Y | 0.25 MM | 0.25 MM | 3 MM | =STANDARD | =STANDARD |
| FDI_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

Physical Net Type to Rule Map

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| FDI_DIFF_PHY | * | FDI_85D |
| FDI_SE_PHY | * | FDI_50S |
| COMP_FDI_PHY | * | COMP_FDI |

FDI-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FDI_ISO | * | = 3 : 1_SPACING | ? |
| COMP_FDI_ISO | * | = 4 : 1_SPACING | ? |

Constraints

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| FDI | * | * | FDI_ISO |
| COMP_FDI | * | * | COMP_FDI_ISO |

XDP

XDP-specific Physical Rules

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| XDP_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

Physical Net Type to Rule Map

| | | |
|-------------------|-----------|-------------------|
| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
| XDP_PHY | * | XDP_55S |

XDP-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| XDP_ISO | * | = 2 : 1_SPACING | ? |
| CLK_JTAG_ISO | * | = 4 : 1_SPACING | ? |

Constraints

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| XDP | * | * | XDP_ISO |
| CLK_JTAG | * | * | CLK_JTAG_ISO |

SATA

| Electrical Constraint Set | Physical | Spacing | |
|------------------------------------|-----------|---------|------------------------|
| PCH SATA Port 0 (HDD) | | | |
| FORM SATA_R2D | SATA_PHY | SATA | SATA HDD R2D P 41 |
| FORM SATA_R2N | SATA_PHY | SATA | SATA HDD R2D N 41 |
| FORM SATA_R2D_C_P | SATA_PHY | SATA | SATA HDD R2D C P 18 |
| FORM SATA_R2D_C_N | SATA_PHY | SATA | SATA HDD R2D C N 18 |
| FORM SATA_D2R_P | SATA_PHY | SATA | SATA HDD D2R P 18 |
| FORM SATA_D2R_N | SATA_PHY | SATA | SATA HDD D2R N 18 |
| FORM SATA_D2R_C_P | SATA_PHY | SATA | SATA HDD D2R C P 41 |
| FORM SATA_D2R_C_N | SATA_PHY | SATA | SATA HDD D2R C N 41 |
| PCH SATA Port 1 (SSD) | | | |
| FORM SATA_R2D_MUX_SSD | SATA_PHY | SATA | SATA SSD R2D P 41 |
| FORM SATA_R2D_MUX_N | SATA_PHY | SATA | SATA SSD R2D N 41 |
| FORM SATA_R2D_MUX_C_P | SATA_PHY | SATA | SATA SSD R2D C P 18 |
| FORM SATA_R2D_MUX_C_N | SATA_PHY | SATA | SATA SSD R2D C N 18 |
| FORM SATA_D2R_MUX_SSD | SATA_PHY | SATA | SATA SSD D2R P 18 |
| FORM SATA_D2R_MUX_N | SATA_PHY | SATA | SATA SSD D2R N 18 |
| FORM SATA_D2R_MUX_C_P | SATA_PHY | SATA | SATA SSD D2R C P 41 |
| FORM SATA_D2R_MUX_C_N | SATA_PHY | SATA | SATA SSD D2R C N 41 |
| SSD PCIe/SATA Mux Output | | | |
| FORM PCIe_SATA_R2D_MUX_CONN | SATA_PHY | SATA | PCIe SATA SSD R2D P 41 |
| FORM PCIe_SATA_R2D_MUX_CONN | SATA_PHY | SATA | PCIe SATA SSD R2D N 41 |
| FORM PCIe_SATA_D2R_MUX_CONN | SATA_PHY | SATA | PCIe SATA SSD D2R P 41 |
| FORM PCIe_SATA_D2R_MUX_CONN | SATA_PHY | SATA | PCIe SATA SSD D2R N 41 |
| PCH SATA Compensation | | | |
| FORM COMP_SATA_PHY | COMP_SATA | | PCH SATA1COMP 18 |
| FORM COMP_SATA_PHY | COMP_SATA | | PCH SATA3COMP 18 |
| FORM COMP_SATA_PHY | COMP_SATA | | PCH SATA3RBIAS 18 |

FDI

| Electrical Constraint Set | Physical | Spacing | |
|---------------------------|--------------|----------|-----------------------|
| FDI | | | |
| EDIS FDI_TX | FDI_DIEF_PHY | FDI | CPU FDI_TX P<7..0> 8 |
| EDIS FDI_TX | FDI_DIEF_PHY | FDI | CPU FDI_TX N<7..0> 8 |
| EDIS | FDI_SR_PHY | FDI | CPU FDI_FSYNC<1..0> 8 |
| EDIS | FDI_SR_PHY | FDI | CPU FDI_LSYNC<1..0> 8 |
| EDIS | FDI_SR_PHY | FDI | CPU FDI_INT 8 |
| FDI Compensation | | | |
| EDIS | COMP_FDI_PHY | COMP_FDI | CPU FDI_COMPIO 10 |

XDP

| Electrical Constraint Set | Physical | Spacing | |
|---------------------------|--------------|----------|----------------------------|
| CPU XDP | | | |
| REQ | XDP_PHV | XDP | XDP BPM L<7..0> 11 25 |
| REQ | XDP_PHV | XDP | CPU CFG<17..0> 6 10 15 25 |
| REQ ITP_CLK_CONN | CLK_PCIE_PHV | CLK_PCIE | ITPCPU CLK100M P 11 15 |
| REQ ITP_CLK_CONN | CLK_PCIE_PHV | CLK_PCIE | ITPCPU CLK100M N 11 15 |
| REQ | CLK_PCIE_PHV | CLK_PCIE | ITPXPDP CLK100M P 15 18 25 |
| REQ | CLK_PCIE_PHV | CLK_PCIE | ITPXPDP CLK100M N 15 18 25 |
| REQ | CLK_PCIE_PHV | CLK_PCIE | XDP CPU CLK100M P 25 |
| REQ | CLK_PCIE_PHV | CLK_PCIE | XDP CPU CLK100M N 25 |
| REQ | XDP_PHV | CLK_JTAG | XDP CPU TCK 11 25 |
| REQ | XDP_PHV | XDP | XDP CPU TMS 11 25 |
| REQ | XDP_PHV | XDP | XDP CPU TDI 11 25 |
| REQ | XDP_PHV | XDP | XDP CPU TDO 11 25 |
| PCH XDP | | | |
| REQ | XDP_PHV | CLK_JTAG | XDP PCH TCK 18 25 |
| REQ | XDP_PHV | XDP | XDP PCH TMS 18 25 |
| REQ | XDP_PHV | XDP | XDP PCH TDI 18 25 |
| REQ | XDP_PHV | XDP | XDP PCH TDO 18 25 |

SMBus

SMBus-specific Physical Rules

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMB_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

Physical Net Type to Rule Map

| | | |
|-------------------|-----------|-------------------|
| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
| SMB_PHY | * | SMB_55S |

SMBus-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB_ISO | * | =2x_DIELECTRIC | ? |

Constraints

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| SMB | * | * | SMB_ISO |

Sensor

Sensor-specific Physical Rules

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1:1_DIFFPAIR | * | Y | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.085 MM |

Physical Net Type to Rule Map

| | | |
|-------------------|-----------|-------------------|
| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
| SNS_DIFF_PHY | * | 1:1_DIFFPAIR |

Sensor-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SENSE_ISO | * | =4:1_SPACING | ? |

Constraints

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| SENSE | * | * | SENSE_ISO |
| SENSE | POWER | * | PWR_P2MM |
| SENSE | GND | * | GND_P2MM |



SMBus

| Electrical Constraint Set | Physical | Spacing | |
|---------------------------|-------------|---------|---------------------------|
| SMC | | | |
| SB0 | SMB_PHY | SMB | SMBUS SMC 0 S0_SCL 44 47 |
| SB1 | SMB_PHY | SMB | SMBUS SMC 0 S0_SDA 44 47 |
| SB8 | SMB_PHY | SMB | SMBUS SMC 1 S0_SCL 44 47 |
| SB9 | SMB_PHY | SMB | SMBUS SMC 1 S0_SDA 44 47 |
| SB3 | SMB_PHY | SMB | SMBUS SMC 2 S4_SCL 44 47 |
| SB4 | SMB_PHY | SMB | SMBUS SMC 2 S4_SDA 44 47 |
| SB5 | SMB_PHY | SMB | SMBUS SMC 3_SCL 44 47 |
| SB7 | SMB_PHY | SMB | SMBUS SMC 3_SDA 44 47 |
| SB9 | SMB_PHY | SMB | SMBUS SMC 5 G3H_SCL 44 45 |
| SB0 | SMB_PHY | SMB | SMBUS SMC 5 G3H_SDA 44 45 |
| PCH | | | |
| PC0 | TBT_12C_55S | TBT_12C | SMBUS PCH_CLK 18 47 |
| PC9 | TBT_12C_55S | TBT_12C | SMBUS PCH_DATA 18 47 |
| PC9 | SMB_PHY | SMB | SML PCH 0_CLK 18 47 |
| PC4 | SMB_PHY | SMB | SML PCH 0_DATA 18 47 |
| Display TCon | | | |
| DS0 | SMB_PHY | SMB | SMB DP TCON_SCL 47 81 |
| DS0 | SMB_PHY | SMB | SMB DP TCON_SDA 47 81 |

Temperature Sense

| Electrical Constraint Set | Physical | Spacing | |
|---------------------------|-------------------------|------------------|------------------------------|
| EMC1414-1 (Production) | | | |
| 659 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS T1 1 P 50 |
| 660 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS T1 1 N 50 |
| 661 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS T1 2 P 50 |
| 662 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS T1 2 N 50 |
| 663 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS ACDC P 6 50 |
| 664 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS ACDC N 6 50 |
| TMP423 (Development) | | | |
| 667 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS T2 1 P 50 |
| 668 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS T2 1 N 50 |
| 669 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS T2 2 P 50 |
| 670 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS T2 2 N 50 |
| 671 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS SKIN P 50 |
| 672 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS SKIN N 50 |
| 673 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS T2 3 P 50 |
| 674 SNS_TEMP | SNS_DIEF_PHY | SENSE | SNS T2 3 N 50 |
| HDD Out-of-Band | | | |
| 675 | | SENSE | SMC HDD OOB TEMP |
| 676 | | SENSE | HDD OOB TEMP CONN |
| 677 | | SENSE | HDD OOB TEMP FILT |
| 678 | | SENSE | HDD OOB TEMP R |
| SSD Out-of-Band | | | |
| 679 | | SENSE | SMC SSD OOB TEMP |
| 680 | | SENSE | SMC SSD TEMP CTL |
| 681 | | SENSE | SSD OOB TEMP |

SMC

| Electrical Constraint Set | Physical | Spacing | |
|---|----------|---------|-----------------|
| SMC | | | |
|  | CLK_XTAL | XTAL | SMC_XTAL 44 45 |
|  | CLK_XTAL | XTAL | SMC_EXTAL 44 45 |

Current/Voltage Sense

| Electrical Constraint Set | Physical | Spacing | | |
|---------------------------|-------------|--------------|-----------------------|-------------|
| Common | | | | |
| R10 | | SENSE | GND SMC AVSS | 44 45 48 49 |
| 12V S5 (System Total) | | | | |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS P12VG3H P | 48 |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS P12VG3H N | 48 |
| R10 | | SENSE | ISNS P12VG3H_R | 48 |
| R10 | | SENSE | ISNS P12VG3H | 45 48 |
| R10 | | SENSE | VSNS P12VG3H | 45 48 |
| 12V S0 (GPU Core) | | | | |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS P12VS0 GPUCORE P | 48 |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS P12VS0 GPUCORE N | 48 |
| R10 | | SENSE | ISNS P12VS0 GPUCORE_R | 48 |
| R10 | | SENSE | ISNS P12VS0 GPUCORE | 45 48 |
| R10 | | SENSE | VSNS P12VS0 GPUCORE | 45 48 |
| HDD | | | | |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS HDD P | 48 |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS HDD N | 48 |
| R10 | | SENSE | ISNS HDDS0_R | 48 |
| R10 | | SENSE | ISNS HDDS0 | 45 48 |
| R10 | | SENSE | VSNS HDDS0 | 45 48 |
| SSD | | | | |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS SSD P | 49 |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS SSD N | 49 |
| R10 | | SENSE | ISNS SSDS0_R | 49 |
| R10 | | SENSE | ISNS SSDS0 | 45 49 |
| R10 | | SENSE | VSNS SSDS0 | 45 49 |
| VDDQ S3 (DDR) | | | | |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS VDDQS3_DDR P | 49 |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS VDDQS3_DDR N | 49 |
| R10 | | SENSE | ISNS VDDQS3_DDR_R | 49 |
| R10 | | SENSE | ISNS VDDQS3_DDR | 45 49 |
| R10 | | SENSE | VSNS VDDQS3_DDR | 45 49 |
| VDDQ S0 (GPU Uncore) | | | | |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS P12VS0 GPUUC P | 48 |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | SNS P12VS0 GPUUC N | 48 |
| R10 | | SENSE | ISNS P12VS0 GPUUC_R | 48 |
| R10 | | SENSE | ISNS P12VS0 GPUUNCORE | 45 48 |
| R10 | | SENSE | VSNS P12VS0 GPUUNCORE | 45 48 |
| CPU Core | | | | |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | ISNS CPUCORE P | 48 |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | ISNS CPUCORE N | 48 |
| R10 | | SENSE | ISNS CPUCORE_FB | 48 |
| R10 | | SENSE | ISNS CPUCORE | 45 48 |
| R10 | | SENSE | VSNS CPUCORE | 45 48 |
| CPU AXG | | | | |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | ISNS CPUAXG P | 48 |
| R10 | SNS_CURRENT | SNS_DIFF_PHY | ISNS CPUAXG N | 48 |
| R10 | | SENSE | ISNS CPUAXG_FB | 48 |
| R10 | | SENSE | ISNS CPUAXG | 45 48 |
| R10 | | SENSE | VSNS CPUAXG | 45 48 |

D

C

B

A

DC

B

A

D

B

A

D

B

A

D

B

A

D

D

A

D

C

B

AD

| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|--------------|-----------|---------|-----------------------------------|-----------------------|---------|---------|------|---------|-----------|--|--|--|--|--|-------|-------|-------|------|--|----------------------|---------------|-------|-------|----|--|---------------|--------------|--|--|--|--|--|----------|-----|-----|----|--|----------|---------|--|--|--|--|--|----------------|-------|-------|------|--|----------------|-------------------|------------|--------|--|--|-------------------|---------------------|------------|--------|--|--|---------------------|---------------------|-------------|-----------|------|------|---------------------|--------------------|-------------|-----------|------|------|--------------------|-----------------------|-------------|-----------|------|------|-----------------------|---------------------|-------------|-----------|------|------|---------------------|---------------------|-------------|-----------|------|------|---------------------|-----------------------|-------------|-----------|------|------|-----------------------|----------------------|-------|-------|------|--|----------------------|------------------|--------------|-------|--|--|------------------|------------------|--------------|-------|--|--|------------------|-------------------|--------------|-------|--|--|-------------------|---------|--|--|--|--|--|----------------|-------|-------|------|--|----------------|-------------------|------------|--------|--|--|-------------------|---------------------|------------|--------|--|--|---------------------|---------------------|-------------|-----------|------|------|---------------------|--------------------|-------------|-----------|------|------|--------------------|-----------------------|-------------|-----------|------|------|-----------------------|---------------------|-------------|-----------|------|------|---------------------|---------------------|-------------|-----------|------|------|---------------------|-----------------------|-------------|-----------|------|------|-----------------------|----------------------|-------|-------|------|--|----------------------|------------------|--------------|-------|--|--|------------------|------------------|--------------|-------|--|--|------------------|-------------------|--------------|-------|--|--|-------------------|---------|--|--|--|--|--|----------------|-------|-------|------|--|----------------|-------------------|------------|--------|--|--|-------------------|---------------------|------------|--------|--|--|---------------------|---------------------|-------------|-----------|------|------|---------------------|--------------------|-------------|-----------|------|------|--------------------|-----------------------|-------------|-----------|------|------|-----------------------|---------------------|-------------|-----------|------|------|---------------------|---------------------|-------------|-----------|------|------|---------------------|-----------------------|------------|-----------|------|------|-----------------------|----------------------|-------|-------|------|--|----------------------|------------------|--------------|-------|--|--|------------------|------------------|--------------|-------|--|--|------------------|-------------------|--------------|-------|--|--|-------------------|---|--|--|--|---------------------------|----------|---------|---------|------|---------|-----|--|--|--|--|--|----------------|-------|-------|------|--|----------------|----------------|------------|--------|--|--|----------------|------------------|------------|--------|--|--|------------------|------------------|-------------|-----------|------|------|------------------|-----------------|-------------|-----------|------|------|-----------------|--------------------|-------------|-----------|------|------|--------------------|------------------|-------------|-----------|------|------|------------------|------------------|-------------|-----------|------|------|------------------|--------------------|-------------|-----------|------|------|--------------------|-------------------|-------|-------|------|--|-------------------|---------------|--------------|-------|--|--|---------------|---------------|--------------|-------|--|--|---------------|----------------|--|-------|--|--|----------------|----------------|--|-------|--|--|----------------|---------|--|--|--|--|--|------------------|------------|--------|--|--|------------------|-----------------|------------|--------|--|--|-----------------|----------------|------------|--------|--|--|----------------|---------------|------------|--------|--|--|---------------|----------------|------------|--------|--|--|----------------|----------------|------------|--------|--|--|----------------|--------------------|------------|--------|--|--|--------------------|---------------------|------------|--------|--|--|---------------------|--------------------|------------|--------|--|--|--------------------|-----------------|--------------|-------|--|--|-----------------|-----------------|--------------|-------|--|--|-----------------|---------------|--------------|-------|--|--|---------------|---------------|--------------|-------|--|--|---------------|----------------|--------------|-------|------|--|----------------|----------------|--------------|-------|----|--|----------------|------------------|--|-------|--|--|------------------|------------------|--|-------|--|--|------------------|------------------|------------|--------|--|--|------------------|----------------|------------|--------|--|--|----------------|----------------|------------|--------|--|--|----------------|------------------|------------|--------|--|--|------------------|------------------|------------|--------|--|--|------------------|--------------------|------------|--------|--|--|--------------------|-------------------|------------|--------|--|--|-------------------|---------------------|------------|--------|--|--|---------------------|---------------------|------------|--------|--|--|---------------------|--------------------|------------|--------|--|--|--------------------|------------------|------------|--------|--|--|------------------|------------------|------------|--------|--|--|------------------|-----------------|------------|--------|--|--|-----------------|----------------|------------|--------|--|--|----------------|---------------|------------|--------|--|--|---------------|--------------|------------|--------|--|--|--------------|---------------|------------|--------|--|--|---------------|---------------|------------|--------|--|--|---------------|-------------------|------------|--------|--|--|-------------------|----------------|--------------|-------|--|--|----------------|----------------|--------------|-------|--|--|----------------|--------------|--------------|-------|--|--|--------------|--------------|--------------|-------|--|--|--------------|---------------|--------------|-------|------|--|---------------|---------------|--------------|-------|----|--|---------------|-----------------|--|-------|--|--|-----------------|-----------------|--|-------|--|--|-----------------|-----------------|------------|--------|--|--|-----------------|---------------|------------|--------|--|--|---------------|---------------|------------|--------|--|--|---------------|------------------|------------|--------|--|--|------------------|--------------------|------------|--------|--|--|--------------------|-------------|------------|--------|--|--|-------------|---------------|------------|--------|--|--|---------------|----------------|------------|--------|--|--|----------------|------------------|------------|--------|--|--|------------------|-------------|------------|--------|--|--|-------------|---------------|------------|--------|--|--|---------------|------------|--|--|--|--|--|----------------|-------|-------|------|--|----------------|-----------|-------|-------|------|--|-----------|
| CPU Core Phases | | | | CPU AXG Phase and Core Controller | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">Input Bus</td></tr><tr><td>PP12V</td><td>POWER</td><td>POWER</td><td>1.2V</td><td></td><td>PP12V_S0_CPUCORE_FLT</td></tr><tr><td>REG_VCC_U7100</td><td>POWER</td><td>POWER</td><td>5V</td><td></td><td>REG_VCC_U7100</td></tr><tr><td colspan="6">Local Ground</td></tr><tr><td>AGND_CPU</td><td>GND</td><td>GND</td><td>0V</td><td></td><td>AGND_CPU</td></tr><tr><td colspan="6">Phase 1</td></tr><tr><td>REG_LVCC_U7210</td><td>POWER</td><td>POWER</td><td>1.2V</td><td></td><td>REG_LVCC_U7210</td></tr><tr><td>REG_PWM_CPUCORE_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_1</td></tr><tr><td>REG_PWM_CPUCORE_1_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_1_R</td></tr><tr><td>REG_PHASE_CPUCORE_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_PHASE_CPUCORE_1</td></tr><tr><td>REG_BOOT_CPUCORE_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_1</td></tr><tr><td>REG_BOOT_CPUCORE_1_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_1_RC</td></tr><tr><td>REG_UGATE_CPUCORE_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_UGATE_CPUCORE_1</td></tr><tr><td>REG_LGATE_CPUCORE_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_LGATE_CPUCORE_1</td></tr><tr><td>REG_SNUBBER_CPUCORE_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_SNUBBER_CPUCORE_1</td></tr><tr><td>PPCPUCORE_S0_SENSE_1</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td>PPCPUCORE_S0_SENSE_1</td></tr><tr><td>REG_ISENCORE_1_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENCORE_1_P</td></tr><tr><td>REG_ISENCORE_1_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENCORE_1_N</td></tr><tr><td>REG_ISENCORE_1_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENCORE_1_NR</td></tr><tr><td colspan="6">Phase 2</td></tr><tr><td>REG_LVCC_U7230</td><td>POWER</td><td>POWER</td><td>1.2V</td><td></td><td>REG_LVCC_U7230</td></tr><tr><td>REG_PWM_CPUCORE_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_2</td></tr><tr><td>REG_PWM_CPUCORE_2_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_2_R</td></tr><tr><td>REG_PHASE_CPUCORE_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_PHASE_CPUCORE_2</td></tr><tr><td>REG_BOOT_CPUCORE_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_2</td></tr><tr><td>REG_BOOT_CPUCORE_2_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_2_RC</td></tr><tr><td>REG_UGATE_CPUCORE_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_UGATE_CPUCORE_2</td></tr><tr><td>REG_LGATE_CPUCORE_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_LGATE_CPUCORE_2</td></tr><tr><td>REG_SNUBBER_CPUCORE_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_SNUBBER_CPUCORE_2</td></tr><tr><td>PPCPUCORE_S0_SENSE_2</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td>PPCPUCORE_S0_SENSE_2</td></tr><tr><td>REG_ISENCORE_2_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENCORE_2_P</td></tr><tr><td>REG_ISENCORE_2_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENCORE_2_N</td></tr><tr><td>REG_ISENCORE_2_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENCORE_2_NR</td></tr><tr><td colspan="6">Phase 3</td></tr><tr><td>REG_LVCC_U7250</td><td>POWER</td><td>POWER</td><td>1.2V</td><td></td><td>REG_LVCC_U7250</td></tr><tr><td>REG_PWM_CPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_3</td></tr><tr><td>REG_PWM_CPUCORE_3_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUCORE_3_R</td></tr><tr><td>REG_PHASE_CPUCORE_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_PHASE_CPUCORE_3</td></tr><tr><td>REG_BOOT_CPUCORE_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_3</td></tr><tr><td>REG_BOOT_CPUCORE_3_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUCORE_3_RC</td></tr><tr><td>REG_UGATE_CPUCORE_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_UGATE_CPUCORE_3</td></tr><tr><td>REG_LGATE_CPUCORE_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_LGATE_CPUCORE_3</td></tr><tr><td>REG_SNUBBER_CPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_SNUBBER_CPUCORE_3</td></tr><tr><td>PPCPUCORE_S0_SENSE_3</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td>PPCPUCORE_S0_SENSE_3</td></tr><tr><td>REG_ISENCORE_3_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENCORE_3_P</td></tr><tr><td>REG_ISENCORE_3_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENCORE_3_N</td></tr><tr><td>REG_ISENCORE_3_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENCORE_3_NR</td></tr></table> | | | | Electrical Constraint Set | Physical | Spacing | Voltage | DIDT | NO_TEST | Input Bus | | | | | | PP12V | POWER | POWER | 1.2V | | PP12V_S0_CPUCORE_FLT | REG_VCC_U7100 | POWER | POWER | 5V | | REG_VCC_U7100 | Local Ground | | | | | | AGND_CPU | GND | GND | 0V | | AGND_CPU | Phase 1 | | | | | | REG_LVCC_U7210 | POWER | POWER | 1.2V | | REG_LVCC_U7210 | REG_PWM_CPUCORE_1 | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_1 | REG_PWM_CPUCORE_1_R | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_1_R | REG_PHASE_CPUCORE_1 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_PHASE_CPUCORE_1 | REG_BOOT_CPUCORE_1 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_1 | REG_BOOT_CPUCORE_1_RC | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_1_RC | REG_UGATE_CPUCORE_1 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_UGATE_CPUCORE_1 | REG_LGATE_CPUCORE_1 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_LGATE_CPUCORE_1 | REG_SNUBBER_CPUCORE_1 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_SNUBBER_CPUCORE_1 | PPCPUCORE_S0_SENSE_1 | POWER | POWER | 1.1V | | PPCPUCORE_S0_SENSE_1 | REG_ISENCORE_1_P | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_1_P | REG_ISENCORE_1_N | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_1_N | REG_ISENCORE_1_NR | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_1_NR | Phase 2 | | | | | | REG_LVCC_U7230 | POWER | POWER | 1.2V | | REG_LVCC_U7230 | REG_PWM_CPUCORE_2 | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_2 | REG_PWM_CPUCORE_2_R | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_2_R | REG_PHASE_CPUCORE_2 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_PHASE_CPUCORE_2 | REG_BOOT_CPUCORE_2 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_2 | REG_BOOT_CPUCORE_2_RC | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_2_RC | REG_UGATE_CPUCORE_2 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_UGATE_CPUCORE_2 | REG_LGATE_CPUCORE_2 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_LGATE_CPUCORE_2 | REG_SNUBBER_CPUCORE_2 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_SNUBBER_CPUCORE_2 | PPCPUCORE_S0_SENSE_2 | POWER | POWER | 1.1V | | PPCPUCORE_S0_SENSE_2 | REG_ISENCORE_2_P | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_2_P | REG_ISENCORE_2_N | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_2_N | REG_ISENCORE_2_NR | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_2_NR | Phase 3 | | | | | | REG_LVCC_U7250 | POWER | POWER | 1.2V | | REG_LVCC_U7250 | REG_PWM_CPUCORE_3 | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_3 | REG_PWM_CPUCORE_3_R | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_3_R | REG_PHASE_CPUCORE_3 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_PHASE_CPUCORE_3 | REG_BOOT_CPUCORE_3 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_3 | REG_BOOT_CPUCORE_3_RC | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_3_RC | REG_UGATE_CPUCORE_3 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_UGATE_CPUCORE_3 | REG_LGATE_CPUCORE_3 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_LGATE_CPUCORE_3 | REG_SNUBBER_CPUCORE_3 | VR_CTL_PHY | VR_SWITCH | 1.2V | TRUE | REG_SNUBBER_CPUCORE_3 | PPCPUCORE_S0_SENSE_3 | POWER | POWER | 1.1V | | PPCPUCORE_S0_SENSE_3 | REG_ISENCORE_3_P | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_3_P | REG_ISENCORE_3_N | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_3_N | REG_ISENCORE_3_NR | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_3_NR | <table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">AXG</td></tr><tr><td>REG_LVCC_U7330</td><td>POWER</td><td>POWER</td><td>1.2V</td><td></td><td>REG_LVCC_U7330</td></tr><tr><td>REG_PWM_CPUAXG</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUAXG</td></tr><tr><td>REG_PWM_CPUAXG_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUAXG_R</td></tr><tr><td>REG_PHASE_CPUAXG</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_PHASE_CPUAXG</td></tr><tr><td>REG_BOOT_CPUAXG</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUAXG</td></tr><tr><td>REG_BOOT_CPUAXG_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUAXG_RC</td></tr><tr><td>REG_UGATE_CPUAXG</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_UGATE_CPUAXG</td></tr><tr><td>REG_LGATE_CPUAXG</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_LGATE_CPUAXG</td></tr><tr><td>REG_SNUBBER_CPUAXG</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_SNUBBER_CPUAXG</td></tr><tr><td>PPCPUAXG_S0_SENSE</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td>PPCPUAXG_S0_SENSE</td></tr><tr><td>REG_ISENAXG_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENAXG_P</td></tr><tr><td>REG_ISENAXG_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENAXG_N</td></tr><tr><td>REG_ISENAXG_PR</td><td></td><td>SENSE</td><td></td><td></td><td>REG_ISENAXG_PR</td></tr><tr><td>REG_ISENAXG_NR</td><td></td><td>SENSE</td><td></td><td></td><td>REG_ISENAXG_NR</td></tr><tr><td colspan="6">ISL6364</td></tr><tr><td>REG_CPUCORE_COMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_COMP</td></tr><tr><td>CPUCORE_COMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_COMP_RC</td></tr><tr><td>REG_CPUCORE_FB</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_FB</td></tr><tr><td>CPUCORE_FB_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_FB_RC</td></tr><tr><td>CPUCORE_FB_R_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_FB_R_1</td></tr><tr><td>CPUCORE_FB_R_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_FB_R_2</td></tr><tr><td>CPUCORE_PSICOMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_PSICOMP_RC</td></tr><tr><td>REG_CPUCORE_PSICOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_PSICOMP</td></tr><tr><td>REG_CPUCORE_HFCOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_HFCOMP</td></tr><tr><td>SNS_CPU_VCORE_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>SNS_CPU_VCORE_P</td></tr><tr><td>SNS_CPU_VCORE_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>SNS_CPU_VCORE_N</td></tr><tr><td>SNS_VCORE_R_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>SNS_VCORE_R_P</td></tr><tr><td>SNS_VCORE_R_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>SNS_VCORE_R_N</td></tr><tr><td>SNS_VCORE_XW_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td>1.1V</td><td></td><td>SNS_VCORE_XW_P</td></tr><tr><td>SNS_VCORE_XW_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td>0V</td><td></td><td>SNS_VCORE_XW_N</td></tr><tr><td>REG_CPUCORE_VSEN</td><td></td><td>SENSE</td><td></td><td></td><td>REG_CPUCORE_VSEN</td></tr><tr><td>REG_CPUCORE_RGND</td><td></td><td>SENSE</td><td></td><td></td><td>REG_CPUCORE_RGND</td></tr><tr><td>REG_CPUCORE_IMON</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_IMON</td></tr><tr><td>CPUCORE_IMON_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_IMON_R</td></tr><tr><td>REG_CPUCORE_TM</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_TM</td></tr><tr><td>REG_CPUCORE_SUTH</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_SUTH</td></tr><tr><td>REG_CPUCORE_NPSI</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_NPSI</td></tr><tr><td>REG_CPUCORE_FDIVID</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_FDIVID</td></tr><tr><td>REG_CPUCORE_IAUTO</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_IAUTO</td></tr><tr><td>REG_CPUCORE_SW_FREQ</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_SW_FREQ</td></tr><tr><td>REG_CPUCORE_RAMPADJ</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_RAMPADJ</td></tr><tr><td>REG_CPUCORE_EN_PWR</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_EN_PWR</td></tr><tr><td>CPUCORE_EN_PWR_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUCORE_EN_PWR_R</td></tr><tr><td>REG_CPUCORE_RSET</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUCORE_RSET</td></tr><tr><td>REG_CPUAXG_COMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_COMP</td></tr><tr><td>CPUAXG_COMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUAXG_COMP_RC</td></tr><tr><td>REG_CPUAXG_FB</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_FB</td></tr><tr><td>CPUAXG_FB_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUAXG_FB_RC</td></tr><tr><td>CPUAXG_FB_R_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUAXG_FB_R_1</td></tr><tr><td>CPUAXG_FB_R_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUAXG_FB_R_2</td></tr><tr><td>REG_CPUAXG_HFCOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_HFCOMP</td></tr><tr><td>SNS_CPU_VAXG_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>SNS_CPU_VAXG_P</td></tr><tr><td>SNS_CPU_VAXG_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>SNS_CPU_VAXG_N</td></tr><tr><td>SNS_VAXG_R_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>SNS_VAXG_R_P</td></tr><tr><td>SNS_VAXG_R_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>SNS_VAXG_R_N</td></tr><tr><td>SNS_VAXG_XW_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td>1.1V</td><td></td><td>SNS_VAXG_XW_P</td></tr><tr><td>SNS_VAXG_XW_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td>0V</td><td></td><td>SNS_VAXG_XW_N</td></tr><tr><td>REG_CPUAXG_VSEN</td><td></td><td>SENSE</td><td></td><td></td><td>REG_CPUAXG_VSEN</td></tr><tr><td>REG_CPUAXG_RGND</td><td></td><td>SENSE</td><td></td><td></td><td>REG_CPUAXG_RGND</td></tr><tr><td>REG_CPUAXG_IMON</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_IMON</td></tr><tr><td>CPUAXG_IMON_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUAXG_IMON_R</td></tr><tr><td>REG_CPUAXG_TM</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_TM</td></tr><tr><td>REG_CPUAXG_TCOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_TCOMP</td></tr><tr><td>REG_CPUAXG_SW_FREQ</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUAXG_SW_FREQ</td></tr><tr><td>CPU_VIDSCLK</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSCLK</td></tr><tr><td>CPU_VIDSCLK_R</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSCLK_R</td></tr><tr><td>CPU_VIDALERT_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDALERT_L</td></tr><tr><td>CPU_VIDALERT_R_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDALERT_R_L</td></tr><tr><td>CPU_VIDSOUT</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSOUT</td></tr><tr><td>CPU_VIDSOUT_R</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSOUT_R</td></tr><tr><td colspan="6">Output Bus</td></tr><tr><td>PPVCORE_S0_CPU</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td>PPVCORE_S0_CPU</td></tr><tr><td>PPVAXG_S0</td><td>POWER</td><td>POWER</td><td>1.1V</td><td></td><td>PPVAXG_S0</td></tr></table> | | | | Electrical Constraint Set | Physical | Spacing | Voltage | DIDT | NO_TEST | AXG | | | | | | REG_LVCC_U7330 | POWER | POWER | 1.2V | | REG_LVCC_U7330 | REG_PWM_CPUAXG | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUAXG | REG_PWM_CPUAXG_R | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUAXG_R | REG_PHASE_CPUAXG | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_PHASE_CPUAXG | REG_BOOT_CPUAXG | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUAXG | REG_BOOT_CPUAXG_RC | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUAXG_RC | REG_UGATE_CPUAXG | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_UGATE_CPUAXG | REG_LGATE_CPUAXG | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_LGATE_CPUAXG | REG_SNUBBER_CPUAXG | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_SNUBBER_CPUAXG | PPCPUAXG_S0_SENSE | POWER | POWER | 1.1V | | PPCPUAXG_S0_SENSE | REG_ISENAXG_P | SNS_DIFF_PHY | SENSE | | | REG_ISENAXG_P | REG_ISENAXG_N | SNS_DIFF_PHY | SENSE | | | REG_ISENAXG_N | REG_ISENAXG_PR | | SENSE | | | REG_ISENAXG_PR | REG_ISENAXG_NR | | SENSE | | | REG_ISENAXG_NR | ISL6364 | | | | | | REG_CPUCORE_COMP | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_COMP | CPUCORE_COMP_RC | VR_CTL_PHY | VR_CTL | | | CPUCORE_COMP_RC | REG_CPUCORE_FB | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_FB | CPUCORE_FB_RC | VR_CTL_PHY | VR_CTL | | | CPUCORE_FB_RC | CPUCORE_FB_R_1 | VR_CTL_PHY | VR_CTL | | | CPUCORE_FB_R_1 | CPUCORE_FB_R_2 | VR_CTL_PHY | VR_CTL | | | CPUCORE_FB_R_2 | CPUCORE_PSICOMP_RC | VR_CTL_PHY | VR_CTL | | | CPUCORE_PSICOMP_RC | REG_CPUCORE_PSICOMP | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_PSICOMP | REG_CPUCORE_HFCOMP | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_HFCOMP | SNS_CPU_VCORE_P | SNS_DIFF_PHY | SENSE | | | SNS_CPU_VCORE_P | SNS_CPU_VCORE_N | SNS_DIFF_PHY | SENSE | | | SNS_CPU_VCORE_N | SNS_VCORE_R_P | SNS_DIFF_PHY | SENSE | | | SNS_VCORE_R_P | SNS_VCORE_R_N | SNS_DIFF_PHY | SENSE | | | SNS_VCORE_R_N | SNS_VCORE_XW_P | SNS_DIFF_PHY | SENSE | 1.1V | | SNS_VCORE_XW_P | SNS_VCORE_XW_N | SNS_DIFF_PHY | SENSE | 0V | | SNS_VCORE_XW_N | REG_CPUCORE_VSEN | | SENSE | | | REG_CPUCORE_VSEN | REG_CPUCORE_RGND | | SENSE | | | REG_CPUCORE_RGND | REG_CPUCORE_IMON | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_IMON | CPUCORE_IMON_R | VR_CTL_PHY | VR_CTL | | | CPUCORE_IMON_R | REG_CPUCORE_TM | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_TM | REG_CPUCORE_SUTH | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_SUTH | REG_CPUCORE_NPSI | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_NPSI | REG_CPUCORE_FDIVID | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_FDIVID | REG_CPUCORE_IAUTO | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_IAUTO | REG_CPUCORE_SW_FREQ | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_SW_FREQ | REG_CPUCORE_RAMPADJ | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_RAMPADJ | REG_CPUCORE_EN_PWR | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_EN_PWR | CPUCORE_EN_PWR_R | VR_CTL_PHY | VR_CTL | | | CPUCORE_EN_PWR_R | REG_CPUCORE_RSET | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_RSET | REG_CPUAXG_COMP | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_COMP | CPUAXG_COMP_RC | VR_CTL_PHY | VR_CTL | | | CPUAXG_COMP_RC | REG_CPUAXG_FB | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_FB | CPUAXG_FB_RC | VR_CTL_PHY | VR_CTL | | | CPUAXG_FB_RC | CPUAXG_FB_R_1 | VR_CTL_PHY | VR_CTL | | | CPUAXG_FB_R_1 | CPUAXG_FB_R_2 | VR_CTL_PHY | VR_CTL | | | CPUAXG_FB_R_2 | REG_CPUAXG_HFCOMP | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_HFCOMP | SNS_CPU_VAXG_P | SNS_DIFF_PHY | SENSE | | | SNS_CPU_VAXG_P | SNS_CPU_VAXG_N | SNS_DIFF_PHY | SENSE | | | SNS_CPU_VAXG_N | SNS_VAXG_R_P | SNS_DIFF_PHY | SENSE | | | SNS_VAXG_R_P | SNS_VAXG_R_N | SNS_DIFF_PHY | SENSE | | | SNS_VAXG_R_N | SNS_VAXG_XW_P | SNS_DIFF_PHY | SENSE | 1.1V | | SNS_VAXG_XW_P | SNS_VAXG_XW_N | SNS_DIFF_PHY | SENSE | 0V | | SNS_VAXG_XW_N | REG_CPUAXG_VSEN | | SENSE | | | REG_CPUAXG_VSEN | REG_CPUAXG_RGND | | SENSE | | | REG_CPUAXG_RGND | REG_CPUAXG_IMON | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_IMON | CPUAXG_IMON_R | VR_CTL_PHY | VR_CTL | | | CPUAXG_IMON_R | REG_CPUAXG_TM | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_TM | REG_CPUAXG_TCOMP | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_TCOMP | REG_CPUAXG_SW_FREQ | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_SW_FREQ | CPU_VIDSCLK | VR_VID_PHY | VR_VID | | | CPU_VIDSCLK | CPU_VIDSCLK_R | VR_VID_PHY | VR_VID | | | CPU_VIDSCLK_R | CPU_VIDALERT_L | VR_VID_PHY | VR_VID | | | CPU_VIDALERT_L | CPU_VIDALERT_R_L | VR_VID_PHY | VR_VID | | | CPU_VIDALERT_R_L | CPU_VIDSOUT | VR_VID_PHY | VR_VID | | | CPU_VIDSOUT | CPU_VIDSOUT_R | VR_VID_PHY | VR_VID | | | CPU_VIDSOUT_R | Output Bus | | | | | | PPVCORE_S0_CPU | POWER | POWER | 1.1V | | PPVCORE_S0_CPU | PPVAXG_S0 | POWER | POWER | 1.1V | | PPVAXG_S0 |
| Electrical Constraint Set | Physical | Spacing | Voltage | DIDT | NO_TEST | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Input Bus | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PP12V | POWER | POWER | 1.2V | | PP12V_S0_CPUCORE_FLT | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_VCC_U7100 | POWER | POWER | 5V | | REG_VCC_U7100 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Local Ground | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| AGND_CPU | GND | GND | 0V | | AGND_CPU | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Phase 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_LVCC_U7210 | POWER | POWER | 1.2V | | REG_LVCC_U7210 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PWM_CPUCORE_1 | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PWM_CPUCORE_1_R | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_1_R | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PHASE_CPUCORE_1 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_PHASE_CPUCORE_1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_BOOT_CPUCORE_1 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_BOOT_CPUCORE_1_RC | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_1_RC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_UGATE_CPUCORE_1 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_UGATE_CPUCORE_1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_LGATE_CPUCORE_1 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_LGATE_CPUCORE_1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_SNUBBER_CPUCORE_1 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_SNUBBER_CPUCORE_1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PPCPUCORE_S0_SENSE_1 | POWER | POWER | 1.1V | | PPCPUCORE_S0_SENSE_1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENCORE_1_P | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_1_P | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENCORE_1_N | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_1_N | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENCORE_1_NR | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_1_NR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Phase 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_LVCC_U7230 | POWER | POWER | 1.2V | | REG_LVCC_U7230 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PWM_CPUCORE_2 | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PWM_CPUCORE_2_R | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_2_R | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PHASE_CPUCORE_2 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_PHASE_CPUCORE_2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_BOOT_CPUCORE_2 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_BOOT_CPUCORE_2_RC | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_2_RC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_UGATE_CPUCORE_2 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_UGATE_CPUCORE_2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_LGATE_CPUCORE_2 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_LGATE_CPUCORE_2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_SNUBBER_CPUCORE_2 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_SNUBBER_CPUCORE_2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PPCPUCORE_S0_SENSE_2 | POWER | POWER | 1.1V | | PPCPUCORE_S0_SENSE_2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENCORE_2_P | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_2_P | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENCORE_2_N | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_2_N | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENCORE_2_NR | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_2_NR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Phase 3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_LVCC_U7250 | POWER | POWER | 1.2V | | REG_LVCC_U7250 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PWM_CPUCORE_3 | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PWM_CPUCORE_3_R | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUCORE_3_R | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PHASE_CPUCORE_3 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_PHASE_CPUCORE_3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_BOOT_CPUCORE_3 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_BOOT_CPUCORE_3_RC | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUCORE_3_RC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_UGATE_CPUCORE_3 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_UGATE_CPUCORE_3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_LGATE_CPUCORE_3 | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_LGATE_CPUCORE_3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_SNUBBER_CPUCORE_3 | VR_CTL_PHY | VR_SWITCH | 1.2V | TRUE | REG_SNUBBER_CPUCORE_3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PPCPUCORE_S0_SENSE_3 | POWER | POWER | 1.1V | | PPCPUCORE_S0_SENSE_3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENCORE_3_P | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_3_P | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENCORE_3_N | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_3_N | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENCORE_3_NR | SNS_DIFF_PHY | SENSE | | | REG_ISENCORE_3_NR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Electrical Constraint Set | Physical | Spacing | Voltage | DIDT | NO_TEST | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| AXG | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_LVCC_U7330 | POWER | POWER | 1.2V | | REG_LVCC_U7330 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PWM_CPUAXG | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUAXG | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PWM_CPUAXG_R | VR_CTL_PHY | VR_CTL | | | REG_PWM_CPUAXG_R | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_PHASE_CPUAXG | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_PHASE_CPUAXG | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_BOOT_CPUAXG | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUAXG | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_BOOT_CPUAXG_RC | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_BOOT_CPUAXG_RC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_UGATE_CPUAXG | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_UGATE_CPUAXG | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_LGATE_CPUAXG | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_LGATE_CPUAXG | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_SNUBBER_CPUAXG | VR_DIDT_PHY | VR_SWITCH | 1.2V | TRUE | REG_SNUBBER_CPUAXG | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PPCPUAXG_S0_SENSE | POWER | POWER | 1.1V | | PPCPUAXG_S0_SENSE | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENAXG_P | SNS_DIFF_PHY | SENSE | | | REG_ISENAXG_P | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENAXG_N | SNS_DIFF_PHY | SENSE | | | REG_ISENAXG_N | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENAXG_PR | | SENSE | | | REG_ISENAXG_PR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_ISENAXG_NR | | SENSE | | | REG_ISENAXG_NR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ISL6364 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_COMP | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_COMP | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUCORE_COMP_RC | VR_CTL_PHY | VR_CTL | | | CPUCORE_COMP_RC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_FB | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_FB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUCORE_FB_RC | VR_CTL_PHY | VR_CTL | | | CPUCORE_FB_RC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUCORE_FB_R_1 | VR_CTL_PHY | VR_CTL | | | CPUCORE_FB_R_1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUCORE_FB_R_2 | VR_CTL_PHY | VR_CTL | | | CPUCORE_FB_R_2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUCORE_PSICOMP_RC | VR_CTL_PHY | VR_CTL | | | CPUCORE_PSICOMP_RC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_PSICOMP | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_PSICOMP | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_HFCOMP | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_HFCOMP | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_CPU_VCORE_P | SNS_DIFF_PHY | SENSE | | | SNS_CPU_VCORE_P | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_CPU_VCORE_N | SNS_DIFF_PHY | SENSE | | | SNS_CPU_VCORE_N | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_VCORE_R_P | SNS_DIFF_PHY | SENSE | | | SNS_VCORE_R_P | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_VCORE_R_N | SNS_DIFF_PHY | SENSE | | | SNS_VCORE_R_N | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_VCORE_XW_P | SNS_DIFF_PHY | SENSE | 1.1V | | SNS_VCORE_XW_P | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_VCORE_XW_N | SNS_DIFF_PHY | SENSE | 0V | | SNS_VCORE_XW_N | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_VSEN | | SENSE | | | REG_CPUCORE_VSEN | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_RGND | | SENSE | | | REG_CPUCORE_RGND | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_IMON | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_IMON | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUCORE_IMON_R | VR_CTL_PHY | VR_CTL | | | CPUCORE_IMON_R | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_TM | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_TM | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_SUTH | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_SUTH | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_NPSI | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_NPSI | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_FDIVID | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_FDIVID | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_IAUTO | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_IAUTO | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_SW_FREQ | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_SW_FREQ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_RAMPADJ | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_RAMPADJ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_EN_PWR | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_EN_PWR | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUCORE_EN_PWR_R | VR_CTL_PHY | VR_CTL | | | CPUCORE_EN_PWR_R | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUCORE_RSET | VR_CTL_PHY | VR_CTL | | | REG_CPUCORE_RSET | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUAXG_COMP | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_COMP | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUAXG_COMP_RC | VR_CTL_PHY | VR_CTL | | | CPUAXG_COMP_RC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUAXG_FB | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_FB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUAXG_FB_RC | VR_CTL_PHY | VR_CTL | | | CPUAXG_FB_RC | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUAXG_FB_R_1 | VR_CTL_PHY | VR_CTL | | | CPUAXG_FB_R_1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUAXG_FB_R_2 | VR_CTL_PHY | VR_CTL | | | CPUAXG_FB_R_2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUAXG_HFCOMP | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_HFCOMP | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_CPU_VAXG_P | SNS_DIFF_PHY | SENSE | | | SNS_CPU_VAXG_P | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_CPU_VAXG_N | SNS_DIFF_PHY | SENSE | | | SNS_CPU_VAXG_N | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_VAXG_R_P | SNS_DIFF_PHY | SENSE | | | SNS_VAXG_R_P | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_VAXG_R_N | SNS_DIFF_PHY | SENSE | | | SNS_VAXG_R_N | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_VAXG_XW_P | SNS_DIFF_PHY | SENSE | 1.1V | | SNS_VAXG_XW_P | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SNS_VAXG_XW_N | SNS_DIFF_PHY | SENSE | 0V | | SNS_VAXG_XW_N | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUAXG_VSEN | | SENSE | | | REG_CPUAXG_VSEN | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUAXG_RGND | | SENSE | | | REG_CPUAXG_RGND | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUAXG_IMON | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_IMON | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPUAXG_IMON_R | VR_CTL_PHY | VR_CTL | | | CPUAXG_IMON_R | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUAXG_TM | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_TM | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUAXG_TCOMP | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_TCOMP | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| REG_CPUAXG_SW_FREQ | VR_CTL_PHY | VR_CTL | | | REG_CPUAXG_SW_FREQ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPU_VIDSCLK | VR_VID_PHY | VR_VID | | | CPU_VIDSCLK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPU_VIDSCLK_R | VR_VID_PHY | VR_VID | | | CPU_VIDSCLK_R | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPU_VIDALERT_L | VR_VID_PHY | VR_VID | | | CPU_VIDALERT_L | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPU_VIDALERT_R_L | VR_VID_PHY | VR_VID | | | CPU_VIDALERT_R_L | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPU_VIDSOUT | VR_VID_PHY | VR_VID | | | CPU_VIDSOUT | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| CPU_VIDSOUT_R | VR_VID_PHY | VR_VID | | | CPU_VIDSOUT_R | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Output Bus | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PPVCORE_S0_CPU | POWER | POWER | 1.1V | | PPVCORE_S0_CPU | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PPVAXG_S0 | POWER | POWER | 1.1V | | PPVAXG_S0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

SYNC_MASTER=D7_DAVE

SYNC_DATE=12/12/2011

CPU VReg Constraints

Apple Inc.

051-9509

4.2.0

109 OF 113

96 OF 100

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Thunderbolt

Thunderbolt-specific Physical Rules

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TBT_I2C_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| TBT_SPI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| TBTDP_90D | * | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF |

Thunderbolt-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| TBT_I2C | * | =2x_DIELECTRIC | ? |
| TBT_SPI | * | =2x_DIELECTRIC | ? |
| TBTDP | * | =5x_DIELECTRIC | ? |
| TBTDP | TOP,BOTTOM | =7x_DIELECTRIC | ? |

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DP_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | 0.08MM | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

DP-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DISPLAYPORT | * | =3:1_SPACING | ? |

Pairs should be within 100 mils of clock length.
Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

| Electrical Constraint Set | Physical | Spacing | |
|---------------------------|-------------|-------------|-------------------------------|
| DE_85D | DE_85D | DISPLAYPORT | DP TBTSNK0 ML C P<3..0> 34 77 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTSNK0 ML C N<3..0> 34 77 |
| DE_TBTSNK0_ML | DE_85D | DISPLAYPORT | DP TBTSNK0 ML P<3..0> 34 |
| DE_TBTSNK0_ML | DE_85D | DISPLAYPORT | DP TBTSNK0 ML N<3..0> 34 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTSNK0 AUXCH C P 34 71 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTSNK0 AUXCH C N 34 71 |
| DE_TBTSNK0_AUX | DE_85D | DISPLAYPORT | DP TBTSNK0 AUXCH P 34 |
| DE_TBTSNK0_AUX | DE_85D | DISPLAYPORT | DP TBTSNK0 AUXCH N 34 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTSNK1 ML C P<3..0> 34 77 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTSNK1 ML C N<3..0> 34 77 |
| DE_TBTSNK1_ML | DE_85D | DISPLAYPORT | DP TBTSNK1 ML P<3..0> 34 |
| DE_TBTSNK1_ML | DE_85D | DISPLAYPORT | DP TBTSNK1 ML N<3..0> 34 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTSNK1 AUXCH C P 34 71 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTSNK1 AUXCH C N 34 71 |
| DE_TBTSNK1_AUX | DE_85D | DISPLAYPORT | DP TBTSNK1 AUXCH P 34 |
| DE_TBTSNK1_AUX | DE_85D | DISPLAYPORT | DP TBTSNK1 AUXCH N 34 |
| DE_INTENL_TBT_ML_MUX | DE_85D | DISPLAYPORT | DP TBTSRC ML P<3..0> 82 |
| DE_INTENL_TBT_ML_MUX | DE_85D | DISPLAYPORT | DP TBTSRC ML N<3..0> 82 |
| DE_INTENL_TBT_ML_MUX | DE_85D | DISPLAYPORT | DP TBTSRC ML C P<3..0> 82 |
| DE_INTENL_TBT_ML_MUX | DE_85D | DISPLAYPORT | DP TBTSRC ML C N<3..0> 82 |
| DE_INTENL_TBT_AUX_MUX | DE_85D | DISPLAYPORT | DP TBTSRC AUXCH P 82 |
| DE_INTENL_TBT_AUX_MUX | DE_85D | DISPLAYPORT | DP TBTSRC AUXCH N 82 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTSRC AUX C P 82 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTSRC AUX C N 82 |
| TBT_I2C_55S | TBT_I2C | TBT_I2C | =I2C TBTTRT_SCL 34 47 |
| TBT_I2C_55S | TBT_I2C | TBT_I2C | =I2C TBTTRT_SDA 34 47 |
| TBT_SPI_CLK | TBT_SPI_55S | TBT_SPI | TBT SPI CLK 34 |
| TBT_SPI_MOSI | TBT_SPI_55S | TBT_SPI | TBT SPI MOSI 34 |
| TBT_SPI_MISO | TBT_SPI_55S | TBT_SPI | TBT SPI MISO 34 |
| TBT_SPI_CS_L | TBT_SPI_55S | TBT_SPI | TBT SPI CS_L 34 |

*: Only used on hosts supporting T29 video-in

DisplayPort

| Electrical Constraint Set | Physical | Spacing | |
|---------------------------|----------|-------------|----------------------------|
| Graphics Source | | | |
| DE_INTENL_EG_ML_MUX | DE_85D | DISPLAYPORT | DP INT EG ML P<1..0> 77 82 |
| DE_INTENL_EG_ML_MUX | DE_85D | DISPLAYPORT | DP INT EG ML N<1..0> 77 82 |
| DE_INTENL_EG_AUX_MUX | DE_85D | DISPLAYPORT | DP INT EG AUX P 77 82 |
| DE_INTENL_EG_AUX_MUX | DE_85D | DISPLAYPORT | DP INT EG AUX N 77 82 |
| DE_85D | DE_85D | DISPLAYPORT | DP INT EG AUX C P 82 |
| DE_85D | DE_85D | DISPLAYPORT | DP INT EG AUX C N 82 |
| Internal Panel | | | |
| DE_85D | DE_85D | DISPLAYPORT | DP INTPL ML C P<3..0> 82 |
| DE_85D | DE_85D | DISPLAYPORT | DP INTPL ML C N<3..0> 82 |
| DE_INTENL_ML_CONN | DE_85D | DISPLAYPORT | DP INTPL ML P<3..0> 81 82 |
| DE_INTENL_ML_CONN | DE_85D | DISPLAYPORT | DP INTPL ML N<3..0> 81 82 |
| DE_INTENL_AUX_CONN | DE_85D | DISPLAYPORT | DP INTPL AUX P 81 82 |
| DE_INTENL_AUX_CONN | DE_85D | DISPLAYPORT | DP INTPL AUX N 81 82 |
| Internal DP SPDIF | | | |
| HDA | HDA | HDA | DP INT SPDIF_AUDIO 52 81 |


TBT/DP Net Properties

| Electrical Constraint Set | Physical | Spacing | |
|---------------------------|-----------|-------------|---------------------------|
| Port A | | | |
| TBT A R2D | TBTDP_90D | TBTDP | TBT A R2D C P<1..0> 34 84 |
| TBT A R2D | TBTDP_90D | TBTDP | TBT A R2D C N<1..0> 34 84 |
| TBT A R2D | TBTDP_90D | TBTDP | TBT A R2D P<1..0> 84 |
| TBTDP_90D | TBTDP_90D | TBTDP | TBT A R2D N<1..0> 84 |
| DP_TBTPA_ML1 | DE_85D | DISPLAYPORT | DP TBTPA ML C P<1> 34 84 |
| DP_TBTPA_ML1 | DE_85D | DISPLAYPORT | DP TBTPA ML C N<1> 34 84 |
| DP_TBTPA_ML3 | DE_85D | DISPLAYPORT | DP TBTPA ML C P<3> 34 84 |
| DP_TBTPA_ML3 | DE_85D | DISPLAYPORT | DP TBTPA ML C N<3> 34 84 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTPA ML N<1> 84 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTPA ML N<3> 84 |
| DP A LSX | DE_85D | DISPLAYPORT | DP A LSX ML P<1> 84 |
| DP A LSX | DE_85D | DISPLAYPORT | DP A LSX ML N<1> 84 |
| TBTDP_90D | TBTDP_90D | TBTDP | TBT A D2R C P<1..0> 84 |
| TBTDP_90D | TBTDP_90D | TBTDP | TBT A D2R C N<1..0> 84 |
| TBT A D2R1 | TBTDP_90D | TBTDP | TBT A D2R P<1> 34 84 |
| TBT A D2R1 | TBTDP_90D | TBTDP | TBT A D2R N<1> 34 84 |
| TBT A D2R0 | TBTDP_90D | TBTDP | TBT A D2R P<0> 34 84 |
| TBT A D2R0 | TBTDP_90D | TBTDP | TBT A D2R N<0> 34 84 |
| TBT A AUXCH | DE_85D | DISPLAYPORT | DP TBTPA AUXCH C P 34 84 |
| TBT A AUXCH | DE_85D | DISPLAYPORT | DP TBTPA AUXCH C N 34 84 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTPA AUXCH P 84 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTPA AUXCH N 84 |
| DP A AUXCH_DDC | DE_85D | DISPLAYPORT | DP A AUXCH DDC P 84 |
| DP A AUXCH_DDC | DE_85D | DISPLAYPORT | DP A AUXCH DDC N 84 |
| TBTDP_90D | TBTDP_90D | TBTDP | TBT A D2R1 AUXDDC P 84 |
| TBTDP_90D | TBTDP_90D | TBTDP | TBT A D2R1 AUXDDC N 84 |
| Port B | | | |
| TBT B R2D | TBTDP_90D | TBTDP | TBT B R2D C P<1..0> 34 85 |
| TBT B R2D | TBTDP_90D | TBTDP | TBT B R2D C N<1..0> 34 85 |
| TBTDP_90D | TBTDP_90D | TBTDP | TBT B R2D P<1..0> 85 |
| TBTDP_90D | TBTDP_90D | TBTDP | TBT B R2D N<1..0> 85 |
| DP_TBTPB_ML1 | DE_85D | DISPLAYPORT | DP TBTPB ML C P<1> 34 85 |
| DP_TBTPB_ML1 | DE_85D | DISPLAYPORT | DP TBTPB ML C N<1> 34 85 |
| DP_TBTPB_ML3 | DE_85D | DISPLAYPORT | DP TBTPB ML C P<3> 34 85 |
| DP_TBTPB_ML3 | DE_85D | DISPLAYPORT | DP TBTPB ML C N<3> 34 85 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTPB ML P<1> 85 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTPB ML N<1> 85 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTPB ML P<3> 85 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTPB ML N<3> 85 |
| DP B LSX | DE_85D | DISPLAYPORT | DP B LSX ML P<1> 85 |
| DP B LSX | DE_85D | DISPLAYPORT | DP B LSX ML N<1> 85 |
| TBTDP_90D | TBTDP_90D | TBTDP | TBT B D2R C P<1..0> 85 |
| TBTDP_90D | TBTDP_90D | TBTDP | TBT B D2R C N<1..0> 85 |
| TBT B D2R1 | TBTDP_90D | TBTDP | TBT B D2R P<1> 34 85 |
| TBT B D2R1 | TBTDP_90D | TBTDP | TBT B D2R N<1> 34 85 |
| TBT B D2R0 | TBTDP_90D | TBTDP | TBT B D2R P<0> 34 85 |
| TBT B D2R0 | TBTDP_90D | TBTDP | TBT B D2R N<0> 34 85 |
| TBT B AUXCH | DE_85D | DISPLAYPORT | DP TBTPB AUXCH C P 34 85 |
| TBT B AUXCH | DE_85D | DISPLAYPORT | DP TBTPB AUXCH C N 34 85 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTPB AUXCH P 85 |
| DE_85D | DE_85D | DISPLAYPORT | DP TBTPB AUXCH N 85 |
| DP B AUXCH_DDC | DE_85D | DISPLAYPORT | DP B AUXCH DDC P 85 |
| DP B AUXCH_DDC | DE_85D | DISPLAYPORT | DP B AUXCH DDC N 85 |
| TBTDP_90D | TBTDP_90D | TBTDP | TBT B D2R1 AUXDDC P 85 |
| TBTDP_90D | TBTDP_90D | TBTDP | TBT B D2R1 AUXDDC N 85 |

SYNC MASTER=D7 NICK

SYNC DATE=12/13/2011

TBT/DP Constraints

 Apple Inc.

DRAWING NUMBER
051-9509

REVISION
4.2.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SIZE
D

BRANCH

PAGE
111 OF 113

SHEET
98 OF 100

GDDR5

GDDR5-specific Physical Rules

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| GDDR_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| GDDR_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | 12 MM | =STANDARD | =STANDARD |
| GDDR_80D | * | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF |

Physical Net Type to Rule Map

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| GDDR_MA_PHY | * | GDDR_45S |
| GDDR_ADBI_PHY | * | GDDR_45S |
| GDDR_CTRL_PHY | * | GDDR_45S |
| GDDR_CLK_PHY | * | GDDR_80D |
| GDDR_DQ_PHY | * | GDDR_45S |
| GDDR_EDC_PHY | * | GDDR_45S |
| GDDR_DBI_PHY | * | GDDR_45S |
| GDDR_WCK_PHY | * | GDDR_80D |

Main Segment Min Spacing Rules for 4.5 Gbps or Less (AMD Doc# 49919)

[illegible]

GDDR5-specific Spacing Definitions

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|------------|----------------------|--------|
| GDDR_ISO | * | =5x_DIELECTRIC | ? |
| GDDR_ISO | TOP,BOTTOM | =5x_DIELECTRIC | ? |
| GDDR_MA2MA | * | =2x_DIELECTRIC | ? |
| GDDR_MA2MA | TOP,BOTTOM | =2x_DIELECTRIC | ? |
| GDDR_ADBI2ADBI | * | =2x_DIELECTRIC | ? |
| GDDR_ADBI2ADBI | TOP,BOTTOM | =2x_DIELECTRIC | ? |
| GDDR_CTRL2CTRL | * | =2x_DIELECTRIC | ? |
| GDDR_CTRL2CTRL | TOP,BOTTOM | =2x_DIELECTRIC | ? |
| GDDR_CLK2CLK | * | =5x_DIELECTRIC | ? |
| GDDR_CLK2CLK | TOP,BOTTOM | =5x_DIELECTRIC | ? |

| SPACING_RULE_SET | LAYER | LINK-TO-LINE SPACING | WEIGHT |
|------------------|-------------|----------------------|--------|
| GDDR_DQ2DQ | * | =3x_DIELECTRIC | ? |
| GDDR_DQ2DQ | TOP, BOTTOM | =3x_DIELECTRIC | ? |
| GDDR_EDC_ISO | * | =7x_DIELECTRIC | ? |
| GDDR_EDC_ISO | TOP, BOTTOM | =7x_DIELECTRIC | ? |
| GDDR_EDC2EDC | * | =7x_DIELECTRIC | ? |
| GDDR_EDC2EDC | TOP, BOTTOM | =7x_DIELECTRIC | ? |
| GDDR_DBI2DBI | * | =3x_DIELECTRIC | ? |
| GDDR_DBI2DBI | TOP, BOTTOM | =3x_DIELECTRIC | ? |
| GDDR_WCK2WCK | * | =5x_DIELECTRIC | ? |
| GDDR_WCK2WCK | TOP, BOTTOM | =5x_DIELECTRIC | ? |

Constraints (x in $\{A, B\}$, y in $\{0, 1\}$)
Memory Address: $MA_{xy}[8:0]$

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GDDR_*_*_MA | * | * | GDDR_ISO |
| GDDR_*_*_MA | = SAME | * | GDDR_MA2MA |

Address Dynamic Bus Inversion: ADBIx

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GDDR_*_*_ADBI | * | * | GDDR_ISO |
| GDDR_*_*_ADBI | =SAME | * | GDDR_ADBI2ADBI |

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GDDR_CTRL | * | * | GDDR_ISO |
| GDDR_*_*_CTRL | * | * | GDDR_ISO |
| GDDR_*_*_CTRL | =SAME | * | GDDR_CTRL2CTRL |

Clock: CKxy

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| GDDR_*_*_CLK | * | * | GDDR_ISO |
| GDDR_*_*_CLK | =SAME | * | GDDR_CLK2CLK |

GDDR5 Frame Buffer A

| Electrical Constraint Set | Physical | Spacing | |
|------------------------------|---------------|---------------|-------------------|
| Memory Address | | | |
| H640 GDDR_A0_MA | GDDR_MA_PHV | GDDR_A_0_MA | FB A0 A<8...0> |
| H641 GDDR_A1_MA | GDDR_MA_PHV | GDDR_A_1_MA | FB A1 A<8...0> |
| Address Dynamic Bus Inv | | | |
| H642 GDDR_A0_ADBI | GDDR_ADBI_PHV | GDDR_A_0_ADBI | FB A0 ABI_L |
| H643 GDDR_A1_ADBI | GDDR_ADBI_PHV | GDDR_A_1_ADBI | FB A1 ABI_L |
| Control | | | |
| H644 GDDR_A0_CKE | GDDR_CTRI_PHV | GDDR_A_0_CTRI | FB A0 CKE_L |
| H645 GDDR_A0_CTRI | GDDR_CTRI_PHV | GDDR_A_0_CTRI | FB A0 CS_L |
| H646 GDDR_A0_CTRI | GDDR_CTRI_PHV | GDDR_A_0_CTRI | FB A0 WE_L |
| H647 GDDR_A0_CTRI | GDDR_CTRI_PHV | GDDR_A_0_CTRI | FB A0 CAS_L |
| H648 GDDR_A0_CTRI | GDDR_A_0_CTRI | GDDR_A_0_CTRI | FB A0 RAS_L |
| H649 GDDR_A1_CKE | GDDR_CTRI_PHV | GDDR_A_1_CTRI | FB A1 CKE_L |
| H650 GDDR_A1_CTRI | GDDR_CTRI_PHV | GDDR_A_1_CTRI | FB A1 CS_L |
| H651 GDDR_A1_CTRI | GDDR_CTRI_PHV | GDDR_A_1_CTRI | FB A1 WE_L |
| H652 GDDR_A1_CTRI | GDDR_CTRI_PHV | GDDR_A_1_CTRI | FB A1 CAS_L |
| H653 GDDR_A1_CTRI | GDDR_CTRI_PHV | GDDR_A_1_CTRI | FB A1 RAS_L |
| Clock | | | |
| H654 GDDR_A0_CLK | GDDR_CLK_PHV | GDDR_A_0_CLK | FB A0 CLK_P |
| H655 GDDR_A0_CLK | GDDR_CLK_PHV | GDDR_A_0_CLK | FB A0 CLK_N |
| H656 GDDR_A1_CLK | GDDR_CLK_PHV | GDDR_A_1_CLK | FB A1 CLK_P |
| H657 GDDR_A1_CLK | GDDR_CLK_PHV | GDDR_A_1_CLK | FB A1 CLK_N |
| Data | | | |
| H658 GDDR_A0_DQ_BYTE0 | GDDR_DQ_PHV | GDDR_A_0_DQ | FB A0 DQ<7...0> |
| H659 GDDR_A0_DQ_BYTE1 | GDDR_DQ_PHV | GDDR_A_0_DQ | FB A0 DQ<15...8> |
| H660 GDDR_A0_DQ_BYTE2 | GDDR_DQ_PHV | GDDR_A_0_DQ | FB A0 DQ<23...16> |
| H661 GDDR_A0_DQ_BYTE3 | GDDR_DQ_PHV | GDDR_A_0_DQ | FB A0 DQ<31...24> |
| H662 GDDR_A1_DQ_BYTE0 | GDDR_DQ_PHV | GDDR_A_1_DQ | FB A1 DQ<7...0> |
| H663 GDDR_A1_DQ_BYTE1 | GDDR_DQ_PHV | GDDR_A_1_DQ | FB A1 DQ<15...8> |
| H664 GDDR_A1_DQ_BYTE2 | GDDR_DQ_PHV | GDDR_A_1_DQ | FB A1 DQ<23...16> |
| H665 GDDR_A1_DQ_BYTE3 | GDDR_DQ_PHV | GDDR_A_1_DQ | FB A1 DQ<31...24> |
| Error Detection | | | |
| H666 GDDR_A0_EDC0 | GDDR_EDC_PHV | GDDR_A_0_EDC | FB A0 EDC<0> |
| H667 GDDR_A0_EDC1 | GDDR_EDC_PHV | GDDR_A_0_EDC | FB A0 EDC<1> |
| H668 GDDR_A0_EDC2 | GDDR_EDC_PHV | GDDR_A_0_EDC | FB A0 EDC<2> |
| H669 GDDR_A0_EDC3 | GDDR_EDC_PHV | GDDR_A_0_EDC | FB A0 EDC<3> |
| H670 GDDR_A1_EDC0 | GDDR_EDC_PHV | GDDR_A_1_EDC | FB A1 EDC<0> |
| H671 GDDR_A1_EDC1 | GDDR_EDC_PHV | GDDR_A_1_EDC | FB A1 EDC<1> |
| H672 GDDR_A1_EDC2 | GDDR_EDC_PHV | GDDR_A_1_EDC | FB A1 EDC<2> |
| H673 GDDR_A1_EDC3 | GDDR_EDC_PHV | GDDR_A_1_EDC | FB A1 EDC<3> |
| Data Dynamic Bus Inv | | | |
| H674 GDDR_A0_DBI0 | GDDR_DBI_PHV | GDDR_A_0_DBI | FB A0 DBI_L<0> |
| H675 GDDR_A0_DBI1 | GDDR_DBI_PHV | GDDR_A_0_DBI | FB A0 DBI_L<1> |
| H676 GDDR_A0_DBI2 | GDDR_DBI_PHV | GDDR_A_0_DBI | FB A0 DBI_L<2> |
| H677 GDDR_A0_DBI3 | GDDR_DBI_PHV | GDDR_A_0_DBI | FB A0 DBI_L<3> |
| H678 GDDR_A1_DBI0 | GDDR_DBI_PHV | GDDR_A_1_DBI | FB A1 DBI_L<0> |
| H679 GDDR_A1_DBI1 | GDDR_DBI_PHV | GDDR_A_1_DBI | FB A1 DBI_L<1> |
| H680 GDDR_A1_DBI2 | GDDR_DBI_PHV | GDDR_A_1_DBI | FB A1 DBI_L<2> |
| H681 GDDR_A1_DBI3 | GDDR_DBI_PHV | GDDR_A_1_DBI | FB A1 DBI_L<3> |
| Forwarded Clock | | | |
| H682 GDDR_A0_WCLK0 | GDDR_WCK_PHV | GDDR_A_0_WCK | FB A0 WCLK_P<0> |
| H683 GDDR_A0_WCLK0 | GDDR_WCK_PHV | GDDR_A_0_WCK | FB A0 WCLK_N<0> |
| H684 GDDR_A0_WCLK1 | GDDR_WCK_PHV | GDDR_A_0_WCK | FB A0 WCLK_P<1> |
| H685 GDDR_A0_WCLK1 | GDDR_WCK_PHV | GDDR_A_0_WCK | FB A0 WCLK_N<1> |
| H686 GDDR_A1_WCLK0 | GDDR_WCK_PHV | GDDR_A_1_WCK | FB A1 WCLK_P<0> |
| H687 GDDR_A1_WCLK0 | GDDR_WCK_PHV | GDDR_A_1_WCK | FB A1 WCLK_N<0> |
| H688 GDDR_A1_WCLK1 | GDDR_WCK_PHV | GDDR_A_1_WCK | FB A1 WCLK_P<1> |
| H689 GDDR_A1_WCLK1 | GDDR_WCK_PHV | GDDR_A_1_WCK | FB A1 WCLK_N<1> |

GPU Misc.


| Electrical Constraint Set | Physical | Spacing | |
|---------------------------|----------|---------|---------------------|
| SMB | | | |
| R155 | SMB_PHY | SMB | GPU SMB CLK 77 78 |
| R156 | SMB_PHY | SMB | GPU SMB DAT 77 78 |
| R157 | SMB_PHY | SMB | GPU SMB CLK_R 47 78 |
| R158 | SMB_PHY | SMB | GPU SMB DAT_R 47 78 |

GDDR5 Frame Buffer B

| Electrical Constraint Set | Physical | Spacing | |
|---------------------------|---------------|---------------|------------------|
| Memory Address | | | |
| FB00 ADDR_B0_MA | ADDR_MA_PHY | ADDR_B_0_MA | FB_B0_A<8..0> |
| FB01 ADDR_B1_MA | ADDR_MA_PHY | ADDR_B_1_MA | FB_B1_A<8..0> |
| Address Dynamic Bus Inv | | | |
| FB00 ADDR_B0_ADR1 | ADDR_ADR1_PHY | ADDR_B_0_ADR1 | FB_B0_ADR1_L |
| FB01 ADDR_B1_ADR1 | ADDR_ADR1_PHY | ADDR_B_1_ADR1 | FB_B1_ADR1_L |
| Control | | | |
| FB00 ADDR_B0_CKE | ADDR_CTR1_PHY | ADDR_B_0_CTR1 | FB_B0_CKE_L |
| FB01 ADDR_B0_CTR1 | ADDR_CTR1_PHY | ADDR_B_0_CTR1 | FB_B0_CS_L |
| FB00 ADDR_B0_CTR1 | ADDR_CTR1_PHY | ADDR_B_0_CTR1 | FB_B0_WR_L |
| FB00 ADDR_B0_CTR1 | ADDR_CTR1_PHY | ADDR_B_0_CTR1 | FB_B0_CAS_L |
| FB00 ADDR_B0_CTR1 | ADDR_CTR1_PHY | ADDR_B_0_CTR1 | FB_B0_RAS_L |
| FB00 ADDR_B1_CKE | ADDR_CTR1_PHY | ADDR_B_1_CTR1 | FB_B1_CKE_L |
| FB01 ADDR_B1_CTR1 | ADDR_CTR1_PHY | ADDR_B_1_CTR1 | FB_B1_CS_L |
| FB00 ADDR_B1_CTR1 | ADDR_CTR1_PHY | ADDR_B_1_CTR1 | FB_B1_WR_L |
| FB00 ADDR_B1_CTR1 | ADDR_CTR1_PHY | ADDR_B_1_CTR1 | FB_B1_CAS_L |
| FB00 ADDR_B1_CTR1 | ADDR_CTR1_PHY | ADDR_B_1_CTR1 | FB_B1_RAS_L |
| Clock | | | |
| FB00 ADDR_B0_CLK | ADDR_CLK_PHY | ADDR_B_0_CLK | FB_B0_CLK_P |
| FB01 ADDR_B0_CLK | ADDR_CLK_PHY | ADDR_B_0_CLK | FB_B0_CLK_N |
| FB00 ADDR_B1_CLK | ADDR_CLK_PHY | ADDR_B_1_CLK | FB_B1_CLK_P |
| FB01 ADDR_B1_CLK | ADDR_CLK_PHY | ADDR_B_1_CLK | FB_B1_CLK_N |
| Data | | | |
| FB00 ADDR_B0_DQ_BVTE0 | ADDR_DQ_PHY | ADDR_B_0_DQ | FB_B0_DQ<7..0> |
| FB00 ADDR_B0_DQ_BVTE1 | ADDR_DQ_PHY | ADDR_B_0_DQ | FB_B0_DQ<15..8> |
| FB00 ADDR_B0_DQ_BVTE2 | ADDR_DQ_PHY | ADDR_B_0_DQ | FB_B0_DQ<23..16> |
| FB00 ADDR_B0_DQ_BVTE3 | ADDR_DQ_PHY | ADDR_B_0_DQ | FB_B0_DQ<31..24> |
| FB00 ADDR_B1_DQ_BVTE0 | ADDR_DQ_PHY | ADDR_B_1_DQ | FB_B1_DQ<7..0> |
| FB00 ADDR_B1_DQ_BVTE1 | ADDR_DQ_PHY | ADDR_B_1_DQ | FB_B1_DQ<15..8> |
| FB00 ADDR_B1_DQ_BVTE2 | ADDR_DQ_PHY | ADDR_B_1_DQ | FB_B1_DQ<23..16> |
| FB00 ADDR_B1_DQ_BVTE3 | ADDR_DQ_PHY | ADDR_B_1_DQ | FB_B1_DQ<31..24> |
| Error Detection | | | |
| FB00 ADDR_B0_EDC0 | ADDR_EDC_PHY | ADDR_B_0_EDC | FB_B0_EDC<0> |
| FB01 ADDR_B0_EDC1 | ADDR_EDC_PHY | ADDR_B_0_EDC | FB_B0_EDC<1> |
| FB00 ADDR_B0_EDC2 | ADDR_EDC_PHY | ADDR_B_0_EDC | FB_B0_EDC<2> |
| FB00 ADDR_B0_EDC3 | ADDR_EDC_PHY | ADDR_B_0_EDC | FB_B0_EDC<3> |
| FB00 ADDR_B1_EDC0 | ADDR_EDC_PHY | ADDR_B_1_EDC | FB_B1_EDC<0> |
| FB00 ADDR_B1_EDC1 | ADDR_EDC_PHY | ADDR_B_1_EDC | FB_B1_EDC<1> |
| FB00 ADDR_B1_EDC2 | ADDR_EDC_PHY | ADDR_B_1_EDC | FB_B1_EDC<2> |
| FB00 ADDR_B1_EDC3 | ADDR_EDC_PHY | ADDR_B_1_EDC | FB_B1_EDC<3> |
| Data Dynamic Bus Inv | | | |
| FB00 ADDR_B0_DBI0 | ADDR_DBI_PHY | ADDR_B_0_DBI | FB_B0_DBI_L<0> |
| FB00 ADDR_B0_DBI1 | ADDR_DBI_PHY | ADDR_B_0_DBI | FB_B0_DBI_L<1> |
| FB00 ADDR_B0_DBI2 | ADDR_DBI_PHY | ADDR_B_0_DBI | FB_B0_DBI_L<2> |
| FB00 ADDR_B0_DBI3 | ADDR_DBI_PHY | ADDR_B_0_DBI | FB_B0_DBI_L<3> |
| FB00 ADDR_B1_DBI0 | ADDR_DBI_PHY | ADDR_B_1_DBI | FB_B1_DBI_L<0> |
| FB00 ADDR_B1_DBI1 | ADDR_DBI_PHY | ADDR_B_1_DBI | FB_B1_DBI_L<1> |
| FB00 ADDR_B1_DBI2 | ADDR_DBI_PHY | ADDR_B_1_DBI | FB_B1_DBI_L<2> |
| FB00 ADDR_B1_DBI3 | ADDR_DBI_PHY | ADDR_B_1_DBI | FB_B1_DBI_L<3> |
| Forwarded Clock | | | |
| FB00 ADDR_B0_WCLK | ADDR_WCK_PHY | ADDR_B_0_WCK | FB_B0_WCLK_P<0> |
| FB00 ADDR_B0_WCK0 | ADDR_WCK_PHY | ADDR_B_0_WCK | FB_B0_WCLK_N<0> |
| FB00 ADDR_B0_WCK1 | ADDR_WCK_PHY | ADDR_B_0_WCK | FB_B0_WCLK_P<1> |
| FB00 ADDR_B0_WCK1 | ADDR_WCK_PHY | ADDR_B_0_WCK | FB_B0_WCLK_N<1> |
| FB00 ADDR_B1_WCK0 | ADDR_WCK_PHY | ADDR_B_1_WCK | FB_B1_WCLK_P<0> |
| FB00 ADDR_B1_WCK0 | ADDR_WCK_PHY | ADDR_B_1_WCK | FB_B1_WCLK_N<0> |
| FB00 ADDR_B1_WCK1 | ADDR_WCK_PHY | ADDR_B_1_WCK | FB_B1_WCLK_P<1> |
| FB00 ADDR_B1_WCK1 | ADDR_WCK_PHY | ADDR_B_1_WCK | FB_B1_WCLK_N<1> |

Frame Buffer Reset

| Electrical Constraint Set | | Physical | Spacing | |
|---------------------------|---------------|----------|-----------|---------------|
| Reset | | | | |
| PRD | GDPR_A0_RESET | GDPR_50S | GDPR_CTL1 | FB_A0_RESET_L |
| PRD | GDPR_A1_RESET | GDPR_50S | GDPR_CTL1 | FB_A1_RESET_L |
| PRD | GDPR_B0_RESET | GDPR_50S | GDPR_CTL1 | FB_B0_RESET_L |
| PRD | GDPR_B1_RESET | GDPR_50S | GDPR_CTL1 | FB_B1_RESET_L |

| | | | |
|--|----------------|-----------------------|---------|
| SYNCH MASTER=D7 DAVE | | SYNCH DATE=12/12/2011 | |
| PAGE TITLE | | | |
| GDDR5/GPU Constraints | | | |
|  Apple Inc. | DRAWING NUMBER | 051-9509 | SHEET D |
| | REVISION | 4.2.0 | |
| NOTICE OF PROPRIETARY PROPERTY: | | BRANCH | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED | | PAGE 112 OF 113 | |
| | | SHEET 99 OF 100 | |

Backlight Controller

BLC-specific Physical Rules

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| BLC_P6MM | * | Y | 0.600 MM | 0.100 MM | 3.0 MM | =STANDARD | =STANDARD |
| BLC_P3MM | * | Y | 0.300 MM | 0.100 MM | 3.0 MM | =STANDARD | =STANDARD |

Physical Net Type to Rule Map

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| POWER_BLC | * | BLC_P6MM |
| POWER_BLC_RET | * | BLC_P3MM |
| BLC_CTL_PHY | * | BLC_P3MM |

BLC-specific Spacing Definitions

BLC High Voltage Output

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| BLC_HV_ISO | * | 0.45mm | 1000 |

BLC Baddies

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PHASE_ISO | * | =8:1_SPACING | 2000 |
| PHASE_SW2SW | * | =1:1_SPACING | ? |
| PHASE_SW2PWR | * | =2:1_SPACING | ? |
| PHASE_SW2GND | * | =2:1_SPACING | ? |

BLC Control

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| BLC_CTL_ISO | * | = 3 : 1_SPACING | ? |

Constraints

BLC High Voltage Output

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| BLC_HV | BLC_CTL | * | BLC_CTL_ISO |
| BLC_HV | BLC_HV | * | BLC_CTL_ISO |
| BLC_HV | * | * | BLC_HV_ISO |

BLC Baddies

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| BLC_PHASE | * | * | PHASE_ISO |
| BLC_PHASE | BLC_PHASE | * | PHASE_SW2SW |
| BLC_PHASE | POWER | * | PHASE_SW2PWR |
| BLC_PHASE | GND | * | PHASE_SW2GND |

BLC Control

| | | | |
|-------------------|-------------------|-----------|------------------|
| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
| BLC_CTL | * | * | BLC_CTL_ISO |

Is it chel'oh or sel'oh?

| | Physical | Spacing | Voltage | DITD | NO_TEST | |
|--------------|---------------|-----------|---------|------|---------|-----------------------|
| Input Bus | | | | | | |
| PP12V | POWER | POWER | 12V | | | PP12V_S0_BKLT FUSED |
| PP12V | POWER | POWER | 12V | | | PP12V_S0_BKLT FLT |
| PP12V | POWER | POWER | 12V | | | PP12V_S0_BKLT PWR |
| PP12V | POWER | POWER | 12V | | | PP12V_S0_BKLT PWR_R |
| PE5V | POWER | POWER | 5V | | | PE5V_S0_BKLT_R |
| PP3V3 | POWER | POWER | 3.3V | | | PP3V3_S0_BKLT_VDDIO_R |
| Local Ground | | | | | | |
| PGND | BLC_CTL_PHV | BLC_PHASE | 0V | | | PGND_BKLT |
| DGND | BLC_CTL_PHV | BLC_PHASE | 0V | | | DGND_BKLT |
| LGND | BLC_CTL_PHV | BLC_PHASE | 0V | | | LGND_BKLT |
| Backlight | | | | | | |
| BKLT | POWER_BLC | BLC_PHASE | 80V | TRUE | | BKLT PHASE |
| BKLT | BLC_CTL_PHV | BLC_PHASE | 80V | TRUE | | BKLT GATE |
| BKLT | BLC_CTL_PHV | BLC_PHASE | 80V | TRUE | | BKLT GATE_R |
| BKLT | BLC_CTL_PHV | BLC_PHASE | 80V | TRUE | TRUE | BKLT SNUBBER |
| BKLT | BLC_CTL_PHV | BLC_PHASE | 12V | TRUE | | BKLT SW_R |
| BKLT | | | | | | |
| BKLT | BLC_CTL_PHV | BLC_CTL | | | | BKLT ISET |
| BKLT | BLC_CTL_PHV | BLC_CTL | | | | BKLT FLT |
| BKLT | BLC_CTL_PHV | BLC_CTL | | | | BKLT FLT_RC |
| BKLT | SNS_DTEP_PHV | SENSE | | | | BKLT SW_P |
| BKLT | SNS_DTEP_PHV | SENSE | | | | BKLT SW_N |
| BKLT | | SENSE | | | | BKLT FB |
| BKLT | | BLC_HV | 67V | | | BKLT FB_XW |
| BKLT | | BLC_HV | 67V | | | BKLT FB_R |
| BKLT | POWER_BLC_RET | BLC_CTL | | | | BKLT ISEN1 |
| BKLT | POWER_BLC_RET | BLC_CTL | | | | BKLT ISEN2 |
| BKLT | POWER_BLC_RET | BLC_CTL | | | | BKLT ISEN3 |
| BKLT | POWER_BLC_RET | BLC_CTL | | | | BKLT ISEN4 |
| BKLT | POWER_BLC_RET | BLC_CTL | | | | BKLT ISEN5 |
| BKLT | POWER_BLC_RET | BLC_CTL | | | | BKLT ISEN6 |
| BKLT | POWER_BLC_RET | BLC_HV | | | | BKLT ISEN1_R |
| BKLT | POWER_BLC_RET | BLC_HV | | | | BKLT ISEN2_R |
| BKLT | POWER_BLC_RET | BLC_HV | | | | BKLT ISEN3_R |
| BKLT | POWER_BLC_RET | BLC_HV | | | | BKLT ISEN4_R |
| BKLT | POWER_BLC_RET | BLC_HV | | | | BKLT ISEN5_R |
| BKLT | POWER_BLC_RET | BLC_HV | | | | BKLT ISEN6_R |
| BKLT | POWER_BLC_RET | BLC_HV | | | | LED_RETURN_1 |
| BKLT | POWER_BLC_RET | BLC_HV | | | | LED_RETURN_2 |
| BKLT | POWER_BLC_RET | BLC_HV | | | | LED_RETURN_3 |
| BKLT | POWER_BLC_RET | BLC_HV | | | | LED_RETURN_4 |
| BKLT | POWER_BLC_RET | BLC_HV | | | | LED_RETURN_5 |
| BKLT | POWER_BLC_RET | BLC_HV | | | | LED_RETURN_6 |
| Output Bus | | | | | | |
| BKLT | POWER_BLC | BLC_HV | 67V | | | BKLT BOOST |
| BKLT | POWER_BLC | BLC_HV | 67V | | | BKLT BOOST_1 |
| BKLT | POWER_BLC | BLC_HV | 67V | | | BKLT BOOST_2 |

Cello Miscellaneous

| Electrical Constraint Set | Physical | Spacing | |
|---|----------|---------|-------------|
| SPI | | | |
|  | SMB_PHY | SMB | BKLT_SCL 80 |
|  | SMB_PHY | SMB | BKLT_SDA 80 |